- DocumentoDigital System Design Using Verilog December 2011caricato daVinayaka Hm
- DocumentoSOC Design December 2011caricato daVinayaka Hm
- DocumentoVLSI LAB Manualcaricato daVinayaka Hm
- DocumentoMonte carlo simulationcaricato daVinayaka Hm
- Documentocomparator Designcaricato daVinayaka Hm
- DocumentoStandard cell Characterizationcaricato daVinayaka Hm