- Documentomeijs_prorisc_90caricato damossaied2
- DocumentoMeasurin asd asg the Gap Between FPGAs and ASICscaricato damossaied2
- DocumentoLow-power High-level Synthesis for FPGA Architecturecaricato damossaied2
- DocumentoLow-power FPGA Using Pre-Defined Dual-Vdd_dual-Vt Fabricscaricato damossaied2
- DocumentoLow-Energy Embedded FPGA Structurecaricato damossaied2
- DocumentoLow Power, Testable Dual Edge Triggered Flip-Flopscaricato damossaied2
- DocumentoIntel SCC Papercaricato damossaied2
- DocumentoIntel Integration Guidecaricato damossaied2
- DocumentoiCE FPGAcaricato damossaied2
- DocumentoHSPICE Tutorialcaricato damossaied2
- DocumentoHARP Hard-wired Routing Pattern FPGAscaricato damossaied2
- Documentoglsvlsi09bcaricato damossaied2
- DocumentoGlitchLess Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filteringcaricato damossaied2
- DocumentoGlitchLess - An Active Glitch Minimization Technique for FPGAscaricato damossaied2
- DocumentoGeneral Switch Box Modeling and Optimizationcaricato damossaied2
- DocumentoGeneral Models and a Reduction Designcaricato damossaied2
- DocumentoFPGA Power Reduction Using Configurable Dual-Vddcaricato damossaied2
- DocumentoFPGA Interconnect Planningcaricato damossaied2
- DocumentoFPGA Implementation of a Low Power, Processor Independentcaricato damossaied2
- DocumentoFPGA Clock Network Architecture Flexibility vs. Area and Powercaricato damossaied2
- DocumentoExploring Alternative 3d Fpga Architecturescaricato damossaied2
- DocumentoEnergy Efficient FPGA Interconnect Designcaricato damossaied2
- DocumentoEDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture (MPLD)caricato damossaied2
- DocumentoDynamic Voltage Scaling for Commercial FPGAscaricato damossaied2
- DocumentoDigitally Programmable Delay Elementcaricato damossaied2
- DocumentoDesigning a 3-D FPGA- Switch Box Architecture and Thermal Issuescaricato damossaied2
- DocumentoDelay Optimal Low-power Circuit Clustering for FPGAs With Dual Supply Voltagescaricato damossaied2
- Documentod Comparison and Analysis of Delay Elementscaricato damossaied2
- DocumentoClock-Aware Placement for FPGAscaricato damossaied2
- DocumentoChapter4 bcaricato damossaied2
- DocumentoCall for Paperscaricato damossaied2
- DocumentoCAD_Flow0caricato damossaied2
- DocumentoAssessing Carbon Nanotube Bundle Interconnect for Future FPGA Architecturescaricato damossaied2
- DocumentoAssessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures (2)caricato damossaied2
- DocumentoArea Efficient Switch Box Topologies for 3D FPGAscaricato damossaied2
- DocumentoArchitecture Evaluation for Power-efficient FPGAscaricato damossaied2
- DocumentoArchitecture and Performance Evaluation of 3D CMOS-NEM FPGAcaricato damossaied2
- DocumentoArchitectural Exploration of 3D FPGAs Towards a Better Balance Between Area and Delaycaricato damossaied2
- DocumentoAppNote Simulation w Sentaurus Feb2011caricato damossaied2
- DocumentoAn Overview of LP Techniques for FPGAscaricato damossaied2
- DocumentoAlgorithms for an FPGA Switch Module Routing Problem With Application to Global Routingcaricato damossaied2
- DocumentoA Tileable Switch Module Architecture for Homogeneous 3D FPGAscaricato damossaied2
- DocumentoA PLD Architecture for High Performance Computingcaricato damossaied2
- DocumentoA Novel Low-power FPGA Routing Switchcaricato damossaied2
- DocumentoA Detailed Router for Field-programmable Gate Arrayscaricato damossaied2
- DocumentoA 90-Nm Low-Power FPGA for Battery-Powered Applicationscaricato damossaied2
- Documento20130327 IEICE D Hanada en Draftcaricato damossaied2
- Documento20120405 Presentation Krishnacaricato damossaied2
- Documento2013 Ieee Csics First Call Rev2caricato damossaied2