Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
CHAP: 9
Dynamic Logic Circuits
Goals
Understand
• Pass transistors circuits
• Voltage bootstrapping
• Synchronous dynamic circuit techniques
• Dynamic CMOS circuit techniques
• High-performance dynamic CMOS circuits
Vx Q Q
D MP
X
Cx
CK
Operation
• CK = H, D=H or L : CX is charged up or down through MP, and X
becomes H or L (depends on D input) since MP is on D and X
are connected.
• CK = L: X is unchanged since MP is off and CX is isolated from D,
and the charge is stored on capacitances CX.
• For X = H, Q = L and Q = H
• For X = L, Q = H and Q = L
Cost: very low
5 CMOS Digital Integrated Circuits
Pass-Transistor Latch
Soft Node Concept
• During CK = 1: Let D = 1, i.e. VD = VOH = VDD MP is conducting
and charges CX to a “weak 1” (VX = VDD – VTN) Q = L
(VQ<VTN) and Q = H(VQ=VDD).
• During CK = 0: Logic-level VX is preserved through charge storage
on CX. However, VX starts to drop due to leakage.
• What value does VX have to deteriorate to no longer like a stored ?
Example For an inverter with VDD = 5V, VT,n = 0.8V , VOH =5V ,
VOL = 0V and VIH = 2.9V, initial VX =4.2 V. But due to leakage
currents, this will decline over time. When it declines below
VIH(2.9V), then a logic 0 out of the inverter can no longer
guaranteed.
Thus, to avoid an erroneous output, the charge stored in CX must
be restored or refreshed to its original level before VX declines
below 2.9 V.
Soft note
Vx ID Vx
Vin MP Vin=VDD D S
X MP X
Cx Cx
CK CK
VX
2C X 1
• Therefore, k n V DD V X V T , MP 0
2C X 1 1
t
kn V DD V X V T ,MP V DD V T ,MP
• and,
k n V DD V T , MP
t
V X (t ) V DD V T , MP
2C X
k V V T , MP
1 n DD t
2C X
8 CMOS Digital Integrated Circuits
Basic Principles of Pass Transistor Circuits
Logic “1” Transfer (Cont.)
VX
Vmax=VDD-VT,MP
Vmax
t
0
• VX rises from 0V and approaches a limit value Vmax = VX(t)|t= = VDD-VT,MP,
but it can not exceed this value, since the pass transistor will turn off at this
point (VGS=VT,MP). Therefore, it transfers a “weak logic 1”.
• The actual Vmax by taking the body effect into account is,
Vx ID Vx
Vin MP Vin=0 S D
X MP X
Cx Cx
CK CK
dV X k n
CX 2 V DD V T ,MP V X V 2X
dt 2
• Note that the VSB=0. Hence, there is no body effect for MP
(VT,MP= VT0,MP). But the initial condition VX(t=0)=VDD – VT,MP
contains the threshold voltage with body effect. To simplify the
expressions, we will use VT,MP in the following.
10 CMOS Digital Integrated Circuits
Basic Principles of Pass Transistor Circuits
Logic “0” Transfer (Cont.)
• Integrating the above equation with t from 0 t and VX from
VDD - VT,MP VX, we have
1 1
2V DD V T ,MP 2V DD V T ,MP
t VX VX
2C X dV X
0 dt k n 2V DD V T ,MP V X V 2X 2V DD V T ,MP V X V X dVX
V DD V T ,MP V DD V T ,MP
2V DD V T ,MP V X
VX
CX
ln
k n V DD V T ,MP VX V DD V T ,MP
2V DD V T ,MP
• Therefore,
2V DD V T , MP V X and, V X (t )
t
CX
ln V T , MP / C X
k n V DD V T , MP VX 1 etk n V DD
CX ln 1.22
k n V DD V T ,MP
CX 1.9
t10% ln
k n V DD V T ,MP 0.1
12 CMOS Digital Integrated Circuits
Basic Principles of Pass Transistor Circuits
Charge Storage and Charge Leakage
• At t = 0, CK=0, VX= Vmax, Vin =0. The charge stored in CX will
gradually leak away, primarily due to the leakage currents
associated with the pass transistor. The gate current of the inverter
driver transistor is negligible.
Ileakage Vx Igate=0
Vin =0 MP
Cx
CK=0
VCK=0
Ileakage VX
Vin=0
CX
n+ Isubthreshol n+
p-type Si Ireverse
Drain-substrate pn-junction
• The total charge stored in the soft node can be expressed as,
Q = Qj (VX) + Qin where Qin = Cin•VX
• The total leakage current can be expressed as the time derivative
of the total soft-node charge Q
dQ
I leakage
dt
dQ j (V X ) dQin
dt dt
dQ j (V X ) dV X dV X
C in
dV X dt dt
15 CMOS Digital Integrated Circuits
Basic Principles of Pass Transistor Circuits
Charge Storage and Charge Leakage (Cont.)
• Where
dQ j (V X )
C j (V X )
dV X
AC j 0 AC j 0 SW
1 V X 1 V X
0 0 SW
kT N D N A kT N D N ASW
0 ln 0 SW ln
q ni2 q ni
2
• Therefore,
AC j 0 AC j 0 SW dV X
I leakage C in
1 V X 1 V X dt
0 0 SW
• We have to solve the above differential equation to estimate the
actual charge leakage time from the soft node.
16 CMOS Digital Integrated Circuits
Voltage Bootstrapping
• The Voltage bootstrapping is a technique to overcome the threshold
voltage drops of the output voltage levels in pass transistor gates or
enhancement-load inverters and logic gates.
• Consider the following circuit with VXVDD M2 is in saturation. If
Vin is low, the maximum output voltage is limited as
Vout(max) = VX – VT2(Vout)
VDD
Vx M2
Vout
Vin M1
Cout
M3
Vx
M2
CS Cboot Vout
Vin M1 Cout
V X V DD V T 3 V DD V OL
C boot
.
C S C boot
• If Cboot >> CS, then for Vout rising to VDD,
VX(max) 2VDD – VT3 – VOL > VDD – VT2.
for realistic values of the voltages. Thus, it is feasible to use the circuit to
obtain Vout =VDD.
M3
Vx
M2
Cboot
Vout
Vin M1
1 C 2 D 1
1
t
2 phase1 phase2
t
1,2 non-overlapping clocks
• Logic levels are stored on input capacitances during the inactive clock
phase.
22 CMOS Digital Integrated Circuits
Dynamic Pass Transistor Circuits
Two-Phase Clock Dynamic Shift Register
Depletion-Load Dynamic Shift Register
• The max clock frequency is determined by signal propagation delay
through one inverter stage.
• One half-period of the clock signal must be long enough to allow Cin to
charge up or down, and Cout to charge to the new value.
• The logic-high input value is one VT0 lower than VDD.
1 2 1
Vout
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Vout
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Vout2VOL
VDD VDD VDD
2=H 2 1
1 2
Vout1 Vout2
Vout3
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Vout1VOL Vout3VOL
Vout
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Z
A
nMOS nMOS
B Logic Logic
Stage 1 Stage 2
C D
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
Vout1 Vout2
Vout3
Vin
Cin1 Cout1 Cin2 Cout2 Cin3 Cout3
B
F1
Stage 1
C Stage 2
D
1
1 2
31 CMOS Digital Integrated Circuits
Dynamic CMOS Transmission Gate Logic
Shift Register
• The basic building block of the shift register consists of a CMOS
inverter, which is driven by a TG.
• CK=1Vin is transferred onto the parasitic input capacitance CX.
• The low on-resistance of TG results in
» A smaller transfer time compared to nMOS-only switches.
» No threshold voltage drop across TG
Vin VX Vout
CK CX Cy
CK CK CK
33 CMOS Digital Integrated Circuits
Dynamic CMOS Precharge-Evaluate Logic
Reduced Transistor Count
VDD
Mp
Vout
• =0 C precharges to
C VDD (output is not available
nMOS Internal during precharge)
inputs Logic capacitance • =1 C selectively
discharges to 0 (output is
only available after
Me discharge is complete)
evaluate
t
precharge precharge
Vout
t
34 CMOS Digital Integrated Circuits
Dynamic CMOS Precharge-Evaluate Logic
An Example
VDD
Mp
Vout
A1
B1
A2
B2
A3
Me
• Evaluate:
» Me1, Me2 ON
» Mp1, Me2 OFF
• Problem: All stages must evaluate simultaneously one clock does
not permit pipelining of stages.
37 CMOS Digital Integrated Circuits
High Performance Dynamic CMOS Circuits
Domino CMOS Logic
Static inverter serves to buffer the
logic part of the circuit from its
VDD VDD
output load
X Vout
nMOS
inputs Logic • =0
» X precharges to VDD, and Vout = 0.
• =1
» X remains high, and Vout remains
low.
precharge evaluate » X discharges to 0, and Vout
1
changes from 0 to 1.
t
X1 X2 X3
evaluate evaluate
precharge teval t
X1
t Max number gates limited:
X2
total propagation delay < teval
X3 t
t
39 CMOS Digital Integrated Circuits
Domino CMOS Logic (Cont.)
VDD VDD VDD
X1 X2 X3
VX
Vout
C1
N
C2
VX = VDDC1/(C1+C2)
Keep C2 << C1
• Assume that all inputs are low initially, and the voltage across C2=0V
• During the precharge, C1 is charged to VDD
• If transistor N switches from 0 to 1 during the evaluation phase, the
charge initially stored in C1 will be shared by C2. Therefore, the
value of VX will reduced.
VDD
weak pull-up pMOS
VX Vout
nMOS
inputs Logic Push VX to VDD unless there
is a strong pull-down path
between Vout and ground
C0
Reduce transistor count
• C1=G1+P1C0
• C2=G2+P2G1+P2P1C0
• C3=G3+P3G2+P3P2G1+P3P2P1C0
• C4=G4+P4G3+P4P3G2+P4P3P2G1+P4P3P2P1C0
45 CMOS Digital Integrated Circuits
NORA CMOS Logic (NP-Domino Logic)
VDD VDD VDD
• Advantages
» An Inverter is not required at the output of stages
» Allow pipelined system architecture
• Disadvantages: Also suffer from charge sharing and leakage
nMOS pMOS
Logic Logic to next N-block
N-block P-block
Using tristate inverters between stages decouples the stages and enables pipelined operation
• =L: nMOS blocks precharge to VDD
pMOS blocks evaluate by selective pull-up to VDD
• =H: pMOS blocks pre-discharge to VDD
nMOS blocks evaluate by selective pull-down to 0V
• is not used, no clock skew problem can arise.
• Provide similar performance to NORA structure
48 CMOS Digital Integrated Circuits
TSPC-Based Rising Edge-triggered D-type Flip-Flop
VDD VDD VDD VDD
Q
D