ASYNCHRONOUS DATA

TRANSFER

Synchronous and Asynchronous Operations

1. Synchronous Operations:- All devices derive
the timing information from clock line.
2. Asynchronous Operations :- No common clock
Asynchronous data transfer :-

Asynchronous data transfer between two independent units requires

that
control signals be transmitted between the communicating units to
indicate the time at which data is being transmitted
Two Asynchronous Data Transfer methods :-
1. Strobe Pulse:- It is supplied by one unit to
indicate the other unit when the transfer has to
occur.
2. Handshaking :- A control signal is
accompanied with each data being transmitted
to indicate the presence of data. The receiving
unit responds with another control signal to
acknowledge receipt of data
Asynchronous Data Transfer

The internal operations in a digital system are synchronized by

means of clock pulses supplied by a common pulse generator.
Clock pulses are applied to all registers within a unit and all data
transfers among internal registers occur simultaneously during
the occurrence of a clock pulse. Two units, such as a CPU and an
I/O interface, are designed independently of each other.
If the registers in the interface share a common clock with the CPU
registers, the transfer between the two units is said to be
synchronous. In most cases, the internal timing in each unit is
independent from the other in that each uses its own private
clock for internal registers.
In that case, the two units are said to be asynchronous to each
other. This approach is widely used in most computer systems.
Asynchronous data transfer between two independent units
requires that control signals be transmitted between the
communicating units to indicate the time at which data is being
transmitted. One way of achieving this is by means of a strobe
pulse supplied by one of the units to indicate to the other unit
when the transfer has to occur.
Another method commonly used is to accompany each data item
being transferred with a control signal that indicates the
presence of data in the bus. The unit receiving the data item
responds with another control signal to acknowledge receipt of
the data. This type of agreement between two independent
units is referred to as handshaking.
The strobe pulse method and the handshaking method of
asynchronous data transfer are not restricted to I/O transfers.
In fact, they are used extensively on numerous occasions
requiring the transfer of data between two independent units.
In the general case we consider the transmitting unit as the
source and the receiving unit as the destination.
For example, the CPU is the source unit during an output or a
write transfer and it is the destination unit during an input or a
read transfer. It is customary to specify the asynchronous
transfer between two independent units by means of a timing
diagram that shows the timing relationship that must exist
between the control signals and the data in the buses. The
sequence of control during an asynchronous transfer depends
on whether the transfer is initiated by the source or by the
destination unit.
There are two types of asynchronous data
transmission methods:-

1. Strobe control
2. Handshaking
Strobe Control
This method of asynchronous data transfer uses a single control line to time
each transfer. The strobe may be activated by the source or the destination
unit.

i) Source Initiated Data Transfer:

The data bus carries the information from source to destination. The strobe is
a single line. The signal on this line informs the destination unit when a
data word is available in the bus.
The strobe signal is given after a brief delay, after placing the data on the data
bus. A brief period after the strobe pulse is disabled the source stops
sending the data.
(ii) Destination Initiated Data Transfer:

In this case the destination unit activates the strobe pulse

informing the source to send data. The source places the data
on the data bus. The transmission is stopped briefly after the
strobe pulse is removed.
The disadvantage of the strobe is that the source unit that
initiates the transfer has no way of knowing whether the
destination unit has received the data or not. Similarly if the
destination initiates the transfer it has no way of knowing
whether the source unit has placed data on the bus or not. This
difficulty is solved by using hand shaking method of data
transfer.
 Asynchronous Data Transfer

HANDSHAKING

Strobe Methods

Source-Initiated

The source unit that initiates the transfer has

no way of knowing whether the destination unit
has actually received data

Destination-Initiated

The destination unit that initiates the transfer

no way of knowing whether the source has
actually placed the data on the bus

To solve this problem, the HANDSHAKE method

introduces a second control signal to provide a Reply
to the unit that initiates the transfer
 Asynchronous Data Transfer

SOURCE-INITIATED TRANSFER USING HANDSHAKE

Data bus
Block Diagram Source Data valid Destination
unit Data accepted unit

Data bus Valid data

Timing Diagram

Data valid

Data accepted

Sequence of Events Source unit Destination unit

Place data on bus.
Enable data valid.
Accept data from bus.
Enable data accepted
Disable data valid.
Invalidate data on bus.
Disable data accepted.
Ready to accept data
(initial state).
* Allows arbitrary delays from one state to the next
* Permits each unit to respond at its own data transfer rate
* The rate of transfer is determined by the slower unit
 Asynchronous Data Transfer
DESTINATION-INITIATED TRANSFER USING
HANDSHAKE
Data bus
Block Diagram Source Data valid Destination
unit Ready for data unit

Timing Diagram Ready for data

Data valid

Data bus Valid data

Sequence of Events
Source unit Destination unit
Ready to accept data.
Place data on bus. Enable ready for data.
Enable data valid.
Accept data from bus.
Disable data valid. Disable ready for data.
Invalidate data on bus
(initial state).
* Handshaking provides a high degree of flexibility and reliability because the
successful completion of a data transfer relies on active participation by both units
* If one unit is faulty, data transfer will not be completed
-> Can be detected by means of a timeout mechanism
 Direct Memory Access (DMA)
◦ DMA
 DMA controller takes over the buses to manage
the transfer directly between the I/O device and
memory

DBUS Address bus

BR BR High-impedance
Bus request ABUS Data bus
DMA (disable)
CPU when BG is
Controller
RD Read enabled
BG BG
Bus grant WR Write
◦ DMA Transfer (I/O to Memory)
 1) I/O Device sends a DMA request
 2) DMAC activates the BR line
 3) CPU responds with BG line
 4) DMAC sends a DMA acknowledge
to the I/O device
 5) I/O device puts a word in the data
bus (for memory write)
 6) DMAC write a data to the address
specified by Address register
 7) Decrement Word count register
 8) if Word count register = 0
EOT interrupt
 9) if Word count register  0
DMAC checks the DMA request from
I/O device
 Interrupt
BG Random access
CPU
memory) RAM(
BR

RD WR Address Data RD WR Address Data

Read control
Write control
Address bus

Data bus

Address
select

RD WR Address Data
DMA acknowledge
DS
RS Direct memory I/O
access) DAM( Peripheral
BR controller device
DMA request
BG
Interrupt
◦ Transfer Modes
 1) Burst transfer :
 2) Cycle stealing transfer :
◦ DMA Controller
 DMA Initialization Process
◦ 1) Set Address register :
 memory address for read/write
◦ 2) Set Word count register :
 the number of words to transfer
◦ 3) Set transfer mode :
 read/write,
 burst/cycle stealing,
 I/O to I/O,
 I/O to Memory,
 …..
◦ 4) DMA transfer start
◦ 5) EOT (End of Transfer)
 Interrupt
Address bus

Data bus Address bus

Data bus buffers
buffers

Internal bus
DMA select CS Address register

Register select RS
Read RD Word count register

Write WR
Control
Bus request BR logic Control register

Bus grant BG
DMA request
Interrupt Interrupt
to I/O device
DMA Acknowledge