Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Boost Valley
Universal Verification
Methodology (UVM)
Benefits
Verification Needs
UVM Benefits
Example: I2S
Conclusion
Outline
Code
Reuse
Test
Functiona
Cases &
l
Scenarios Coverage
Modificati Calculatio
on
n
Generatin
g&
Debuggin Communica
tion
Managing
g
Reports
Verification Needs
Code
Reuse
Test
Functiona
Cases &
l
Scenarios Coverage
Modificati Calculatio
on
n
Generatin
g&
Debuggin Communica
tion
Managing
g
Reports
Code
Reuse
Test
Functiona
Cases &
l
Scenarios Coverage
Modificati Calculatio
on
n
Generatin
g&
Debuggin Communica
tion
Managing
g
Reports
Code
Reuse
Test
Functiona
Cases &
l
Scenarios Coverage
Modificati Calculatio
on
n
Generatin
g&
Debuggin Communica
tion
Managing
g
Reports
Code
Reuse
Test
Functiona
Cases &
l
Scenarios Coverage
Modificati Calculatio
on
n
Generatin
g&
Debuggin Communica
tion
Managing
g
Reports
Verification Methodologies
Do the same things the same way:
Test/Test-bench separation:
Compile once, run many times.
Utilities:
Functional coverage reporting
mechanisms - etc.
Ease of communication.
UVM Benefits
9
UVM Adoption
10
Test/Test-bench separation
Test
Analysis
Agent
Configuratio
ns
Passive
Agent
Active
Agent
Bus
Agent
Register
Model
Environme
nt
Tes
t
En
v
(Test(Testbench)
bench)
DUT
UVC
s
Selects
Selects sequences,
sequences,
Configures
Configures the
the
environment(s)
environment(s)
Runs
Runs test.
test.
UVC
UVC User:
User: Integrates
Integrates
UVCs
UVCs into
into
environment
environment to
to test
test
different
different designs.
designs.
Developer:
Developer: UVC
UVC
Design
Design
Complication
Complication phase.
phase.
Environment
Test
Test Writer:
Writer:
11
Test/Test-bench separation
Environment
Analysis
Agent
Configuratio
ns
Passive
Agent
Active
Agent
Bus
Agent
Register
Model
Environme
nt
Test
13
Configurability
14
Block 1
Block
Block 2
2
TLM 2.0
15
Constrained
Randomization
16
Coverage Collector
17
Checker (Reference
Model)
18
Checker (Assertions)
19
Built-in reporting
mechanisms.
20
Built-in reporting
mechanisms.
21
Practical Example
2
:I S
22
Introduction
Characteristics
Separates clock and serial data signals.
Lower Jitter.
Can recover clock from data stream.
23
UVM Test-Bench
Architecture
24
> 10
Runtime Comparison
Times
Reduction
!!
16
Time in
14
minute
s
VHDL
UVM
10
VHDL Test-Bench
UVM Test-Bench
6
12
0
2
20
200
2000
20000
200000
2000000
26
Summary
Mainly simulationbased
Limited assertionbased capabilities
UVM Test-Bench
Simulation based
Advanced assertionbased in System
Verilog & UVM
Constrained random
testing & directed
testing
Conventional Testbench
27
Conventional Testbench
UVM Test-Bench
Cant automatically
guarantee full functional
coverage
Supports functional
coverage
Summary
28
Conventional Testbench
UVM Test-Bench
Requires longer
development time
Reusability reduces
development time
Summary
29
Questions?
Boost Valley Consulting
Thank You
30