Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
The Vision
Localizers
Tiny devices, chirping their impulse codes at one
another, using time of flight and distributed algorithms
to accurately locate each participating device. Several
thousands of them form the positioning grid Together
they were a form of low-level network, providing
information on the orientation, positioning and the
relative positioning of the electronic jets
It is quite self-sufficient. Just pulse them with
microwaves, maybe a dozen times a second
Pham Trinli, Thousands of years from now
Vernor Vinge,
A Deepness in the Sky, 1999
PicoRadios
Meso-scale low-cost (< 0.5 $) sensor-computationcommunication nodes for ubiquitous wireless
data acquisition that minimize power/energy dissipation
Minimize energy (<5 nJ/(correct) bit) for energy-limited source
Minimize power (< 100 mW) for power-limited source (enabling
energy scavenging)
Dense network of
sensor and monitor nodes
Security
Environment monitoring and control
Object tagging
Identification
Offices
Entrance
Exhibits
Cafe
Other Applications:
Disaster mitigation, traffic management and control
Integrated patient monitoring, diagnostics, and drug administration
Automated manufacturing and intelligent assembly
Toys, etc
Fact or Fiction?
Today
Estimated: 2002-2003
Integrated radio
+ sensor ona-chip
Network Architecture
Performance analysis
Constraints
Node
level
Node Architecture
Performance analysis
Think Energy!
Opportunities
Exploit the application properties
Sensor data is correlated in time and space
Sensor networks are query-based
Sensing without precise localization seldom makes
sense
Duty cycle of sensor nodes is very small
Plink
bits
a b dist
Pstandby
sec
actual _ bits
g
e a b dist
Pstandby
sec
g
Pstandby
Plink
bits
a b dist
Pstandby
sec
actual _ bits
g
e a b dist
Pstandby
sec
g
Engineering question:
How do we develop a practical and constructive framework
to optimize global network usage?
Plink
bits
a b dist
Pstandby
sec
actual _ bits
g
e a b dist
Pstandby
sec
g
Example:
1 hop over 50 m
1.25 nJ/bit
5 hops of 10 m each
log(b/a)
5 2 pJ/bit = 10 pJ/bit
DSDV
AODV
20
33
56
Number of Nodes
16000
14000
12000
10000
8000
6000
4000
2000
0
20
33
56
Number of Nodes
(discovering n routes)
Distributed Positioning
Average Position Error (% of grid dimensions)
10
8
6
4
2
0
60
50
40
40
30
20
Range Error (%)
20
0
10
0
Plink
bits
a b dist
Pstandby
sec
actual _ bits
g
e a b dist
Pstandby
sec
g
PicoMAC
Spread Spectrum Multi-Channel Scheme
To Reduce Collision Rate
To Reduce Signaling Overhead (Shrink Address Space)
bits
Pstandby
sec
actual _ bits
g
e a b dist
Pstandby
sec
Plink a b dist g
Digital
cos[2(2GHz)t]
RF input
(fc = 2GHz)
I (50MS/s)
A/D
Digital
Baseband
Receiver
RF filter
LNA
A/D
Q (50MS/s)
chip boundary
sin[2(2GHz)t]
Integration/Power Tradeoff
Example:
Why?
10
Increase Id to boost
device ft
Increased power
consumption in PLLs
0.1
10
Power Consumption (mW)
100
0.1
1000
1.2V Receiver
Price Label Radio
WINS
Wireless Hearing Aid
Super-Regenerative
Pager
Philips Pager - UAA2080
Bluetooth
BWRC D.C. Radio
1000
Dedicated
HW
100
10
Reconfigurable
Processor/Logic
ASIPs
DSPs
Pleiades
10-80 MOPS/mW
2 V DSP: 3 MOPS/mW
Embedded Processors
SA110
0.4 MIPS/mW
0.1
Flexibility (Coverage)
(Re)configurable Computing:
Merging Efficiency and Versatility
Spatially programmed connection of processing elements.
Hardware customized to
specifics of problem.
Direct map of problem
specific dataflow, control.
Circuits adapted as
problem requirements
change.
Architecture Comparison
LMS Correlator at 1.67 MSymbols Data Rate
Complexity: 300 Mmult/sec and 357 Macc/sec
16 Mmacs/mW!
Note: TMS implementation requires 36 parallel processors to meet data rate validity questionable
FPGA
ARM8
Power 0.26mW
2.1mW
114mW
Energy 10.2pJ/op 81.4pJ/op n*457pJ/op
ASIC: 1V, 0.25 mm CMOS process
FPGA: 1.5 V 0.25 mm CMOS low-energy FPGA
ARM8: 1 V 25 MHz processor; n = 13,000
Ratio: 1 - 8 - >> 400
Reconfigurable
State Machines
Embedded uP
FPGA
Dedicated
DSP
Reconfigurable
DataPath
PicoNode I
Motorola StarTac
Cellular Battery (3.6V)
Serial Port
Window
Casing Cover
Connectors for
sensor boards
Pico Radio
Test Bed
PicoNode II (two-chip)
Custom
analog
circuitry
Mixed
analog/
digital
Fixed
logic
Programmable
logic
Embedded
Processor
(Xtensa)
Software
running on
processor
Memory
Protocol
Sub-system
ADC
Analog RF
DAC
Chip 1
Direct down-conversion front-end
(Yee et al)
Digital
Baseband
Baseband
processing
Processing
Fixed
Protocol Stack
Programmable
Protocol Stack
(FPGA)
Chip 2
Source of Estimates
300 mWh/cm (3 - 4 V)
Testing
Published Study.
Thermal Conversion
Published Study.
80 mW/cm
Nuclear Reaction
1E6 mWh/cm
3
300 - 500 mW/cm
Fuel Cells
~4000 mWh/cm
SOURCE:
P. Wright & S. Randy
UC ME Dept.
Published Data.
Published Data.
springs
50m
500m
Proof mass
Up to 10 mW of power demonstrated
10
18
17
11
19
20
12
16
13
15
14
Positioning
Network
Architecture
FPGA
Embedded uP
Batteries
(Zinc-Air) 1050 -1560 mWh/cm3
Batteries
(rechargeable Lithium) 300 mWh/cm3 (3 - 4 V)
15 mW/cm2 - direct sun
Solar
1mW/cm2 - ave. over 24 hrs.
Vibrations
0.05 - 0.5 mW/cm3
Inertial Human Power
Acoustic Noise
Non-Inertial Human
Power
Nuclear Reaction
One Time Chemical
Reaction
Dedicated FSM
3E-6 mW/cm2 at 75 Db
9.6E-4 mW/cm2 at 100 Db
Dedicated
DSP
Reconfigurable
DataPath
Performance Analysis
Fluid Flow
Fuel Cells
Energy Constraints
PicoNode
Offices
Entrance
Exhibits
Use Cases
Cafe
Conceptual Modeling