Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Chapter Objectives
used combinational subcircuits Multiplexers, which can be used for selection of signals and for implementation of general logic functions Circuits used for encoding, decoding, and codeconversion purposes Key VHDL constructs used to define combinational circuits
A 2-to-1 Multiplexer
s w0 w1
0
w0
s
s 0 1 f w0 w1 w1
A 4-to-1 Multiplexer
s0 s1 w0 w1 w2 w3
00 01 10 11
s0
f w0
s1
w1 f
s1 s0
0 0 1 1 0 1 0 1
f
w0 w1 w2 w3
w2
w3
(c) Circuit
F = s1 s0 w0+ s1 s0 w1 + s1 s0 w2 + s1 s0 w3
0 1 0 1
w2 w3
0
1
A 16-to-1 Multiplexer
x1
0 1
y1
x1 x2
y1 y2 x2
s
0 1
y2
f
w2 w2
0 0
1 1
0 1
0 1
w2 f
(c) Circuit
w1 w2 w3
w1 w2
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
0 0 0 1 0 1 1 1
0 0 1 1
0 1 0 1
0
w3 w3 w3
w2 w1
0 1
(c) Circuit
w1 w2 w3 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
f 0 1 1 0 1 0 0 1
w2 w3 w3
w2
w1 f
w2 w3
w3
w3 w3
(a)Truth table
(b) Circuit
w1 w2 w3 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
0 1
w2 w3
w1
f
w2 w1
w3 f (b) Circuit
(a) Circuit
Truth Tables for Comparison of Three-Input XOR Implementations using 2-to-1 and 4-to-1 Multiplexers
w1 w2 w3 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
f 0 1 1 0 1 0 0 1
w1 w2 w3 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1
f 0 1 1 0 1 0 0 1 w3 w3 w3 w3
w2 w3
w2 w3
An Example
w1 w2 w3
w1 w2
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
0 0 0 1 0 1 1 1
0 0 1 1
0 1 0 1
0
w3 w3 w3
w2 w1
0 1
w2
w1
0 w3
f
(d) Circuit
w0 n inputs wn 1 Enable En
y0
2n outputs
y2n 1
A 2-to-4 Decoder
En w1 w0 1 1 1 1 0 0 0 1 1 x 0 1 0 1 x y0 y1 y2 y3 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 w0 y0 w1 y1 (a) Truth table y2 w0 w1 En y0 y1 y2 y3
y3
En
w0 w1 En
y0 y1 y2 y3
y4 y5 y6 y7
w1 s0 s1 1
w0 w1
En
y0 y1 y2 y3
f w2
w3
w0
2n inputs w2n 1
outputs y0 n yn 1
w3 w2 w1 w0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0
y1 y0 0 0 1 1 0 1 0 1
w0 w1 w2 w3 y1
y0
(b) Circuit
w3 w2 w1 w0 0 0 0 0 1 0 0 0 1 x 0 0 1 x x 0 1 x x x
y1 y0 d 0 0 1 1 d 0 1 0 1
z 0 1 1 1 1
w3 w2 w1 w0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1
a 1 0 1 1 0 1 1 1 1 1
b 1 1 1 1 1 0 0 1 1 1
c 1 1 0 1 1 1 1 1 1 1
d 1 0 1 1 0 1 1 0 1 1
e 1 0 1 0 0 0 1 0 1 0
f 1 0 0 0 1 1 1 0 1 1
g 0 0 1 1 1 1 1 0 1 1
: IN : OUT
STD_LOGIC ; STD_LOGIC ) ;
ARCHITECTURE Behavior OF mux2to1 IS BEGIN WITH s SELECT f <= w0 WHEN '0', w1 WHEN OTHERS ; END Behavior ;
: IN : IN : OUT
ARCHITECTURE Behavior OF mux4to1 IS BEGIN WITH s SELECT f <= w0 WHEN "00", w1 WHEN "01", w2 WHEN "10", w3 WHEN OTHERS ; END Behavior ;
LIBRARY ieee ; USE ieee.std_logic_1164.all ; PACKAGE mux4to1_package IS COMPONENT mux4to1 PORT ( w0, w1, w2, w3 s f END COMPONENT ; END mux4to1_package ;
: IN : IN : OUT
: IN : IN : OUT
ARCHITECTURE Structure OF mux16to1 IS SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ; BEGIN Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) ) ; Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) ) ; Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) ) ; Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) ) ; Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ; END Structure ;
ARCHITECTURE Behavior OF priority IS BEGIN y <= "11" WHEN w(3) = '1' ELSE "10" WHEN w(2) = '1' ELSE "01" WHEN w(1) = '1' ELSE "00" ; z <= '0' WHEN w = "0000" ELSE '1' ; END Behavior ;
LIBRARY ieee ; USE ieee.std_logic_1164.all ; USE ieee.std_logic_unsigned.all ; ENTITY compare IS PORT ( A, B : IN AeqB, AgtB, AltB : OUT END compare ;
ARCHITECTURE Behavior OF compare IS BEGIN AeqB <= '1' WHEN A = B ELSE '0' ; AgtB <= '1' WHEN A > B ELSE '0' ; AltB <= '1' WHEN A < B ELSE '0' ; END Behavior ;
: IN : OUT
ARCHITECTURE Behavior OF compare IS BEGIN AeqB <= '1' WHEN A = B ELSE '0' ; AgtB <= '1' WHEN A > B ELSE '0' ; AltB <= '1' WHEN A < B ELSE '0' ; END Behavior ;
: IN : OUT
STD_LOGIC ; STD_LOGIC ) ;
ARCHITECTURE Behavior OF mux2to1 IS BEGIN PROCESS ( w0, w1, s ) BEGIN f <= w0 ; IF s = '1' THEN f <= w1 ; END IF ; END PROCESS ; END Behavior ;