Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Features
Block Diagram
External Interrupts
Interrupt Control
4k ROM
Timer 1 Timer 2
CPU
OSC
Bus Control
4 I/O Ports
Serial
P0 P2 P1 Addr/Data
P3
TXD RXD
RD,WR
Code memory is selectable by EA (internal or external) We may have External memory as data and code
Embedded System
(8051 Application)
89xx
Example (AT89C51,AT89LV51,AT89S51)
AT= ATMEL(Manufacture) C = CMOS technology LV= Low Power(3.0v)
ROM
4k
RAM
128
Timer
2
Source 6
Int
IO pin
32
Other
-
8952
8953 8955
8k
12k 20k
256
256 256
3
3 3
8
9 8
32
32 32
WD WD
898252
891051 892051
8k
1k 2k
256
64 128
3
1 2
9
3 6
32
16 16
ISP
AC AC
WD: Watch Dog Timer AC: Analog Comparator ISP: In System Programable
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST (RXD)P3.0 (TXD)P3.1 (INT0)P3.2 (INT1)P3.3 (T0)P3.4 (T1)P3.5
(WR)P3.6 (RD)P3.7 XTAL2 XTAL1 GND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
8051
(8031) (8751) (8951)
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
Vcc P0.0(AD0) P0.1(AD1) P0.2(AD2) P0.3(AD3) P0.4(AD4) P0.5(AD5) P0.6(AD6) P0.7(AD7) EA/VPP ALE/PROG PSEN P2.7(A15) P2.6(A14) P2.5(A13) P2.4(A12) P2.3(A11) P2.2(A10) P2.1(A9) P2.0(A8)
Pins of 8051
Vccpin 40 Vcc provides supply voltage to the chip. The voltage source is +5V. GNDpin 20ground XTAL1 and XTAL2pins 19,18Crystal
inputs for internal oscillator.
These 2 pins provide external clock. Way 1using a quartz crystal oscillator Way 2using a TTL oscillator Example shows the relationship between XTAL and the machine cycle.
N C
EXTERNAL OSCILLATOR SIGNAL
XTAL2
XTAL1
GND
Machine cycle
Find the machine cycle for (a) XTAL = 11.0592 MHz (b) XTAL = 16 MHz.
Solution:
(a) 11.0592 MHz / 12 = 921.6 kHz; machine cycle = 1 / 921.6 kHz = 1.085 s (b) 16 MHz / 12 = 1.333 MHz; machine cycle = 1 / 1.333 MHz = 0.75 s
Pins of 8051
RSTpin 9reset input pin and active highnormally low.
Upon applying a high pulse to RST, the microcontroller will reset and all values in registers will be lost. Reset values of some 8051 registers
power-on reset circuit
Power-On RESET
Vcc
31 10 uF 30 pF
EA/VPP X1
X2 RST 9
8.2 K
Register PC
ACC
B PSW SP
0000
0000 0000 0007
DPTR
RAM are all zero
0000
Pins of 8051
/EApin 31 EA (in): External Access Enable, active low
to access external program memory locations 0 to 4K
There is no on-chip ROM in 8031 and 8032 . The /EA pin is connected to GND to indicate the code is stored externally. /PSEN ALE are used for external ROM. For 8051, /EA pin is connected to Vcc. / means active low. /PSENpin 29PSEN (out): Program Store Enable, the
read signal for external program memory (active low).
Pins of 8051
RXD,TXD: UART pins for serial I/O on Port 3
It is an output pin and is active high. 8051 port 0 provides both address and data. The ALE pin is used for de-multiplexing the address and data by connecting to the G pin of the 74LS373 latch.
Registers
1F
Bank 3
18 17
Bank 2
10 0F
Bank 1
08 07 06 05 04 03 02 01 00 R7 R6 R5 R4 R3 R2 R1 R0
Bank 0
20h 2Fh (16 locations X 8-bits = 128 bits) Bit addressing: mov C, 1Ah or mov C, 23h.2
29
28 27 26 25 24 23 22 21 20
0F 07 06 05 04 03 02 01 1A
10
08 00
(RAM)
Register Banks
Active bank selected by PSW [RS1,RS0] bit
Permits fast context switching in interrupt service routines (ISR).
Registers
A B R0 R1 R2 R3 R4 R5 R6 R7 PC PC
DPTR
DPH
DPL
G
D
74LS373
D0
EA D7
P2.0
P2.7
A8
A15
8051
ROM
Interface to 1K RAM
74LS373
CS A0 A7
D0
EA D7
P2.0
P2.7
A8
A15
8051
RAM
74LS373
CS A0 A7
D0
EA D7
P2.0
P2.7
A8
A15
8051
RAM