Sei sulla pagina 1di 13

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

ECE 434: Electronics II Laboratory Department of Electronics/VocTech, College of Engineering Liceo de Cagayan University DESCRIPTION: This course presents laboratory experiments for electronic circuits analysis and design. Experiments in detail will provide output on High frequency transistor models; analysis of transistor circuits; multi-stage amplifier, feedback, differential amplifiers and operational amplifiers. Lory Liza D. Bulay-og, PECE, MOE Email: lmd_bulayog@yahoo.com 1 Units (3 Hours per week) ECE 314L At the end of the semester the students will be able to: GRADING SYSTEM: PASSING PERCENTAGE: 60% LABORATORY POLICIES: Illustrate through graphs and waveforms the frequency response of transistor models. Explain in the detail the concept of different transistor circuit base on actual results. Design amplifier circuits using operational amplifiers.

INSTRUCTOR:

CREDIT UNITS: CO-REQUISITE: OBJECTIVES:

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

NAME: ___________________________ GROUP NUMBER:___________________ LABORATORY SCHEDULE OF ACTIVITIES Experiment No. 1 2 Experiment Title JFET Voltage Amplifier Characteristics JFET Frequency Response Target Date June 29 July 6

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

JFET Voltage Amplifier Characteristics


Experiment No. 1 Objectives 1. Construct and test a voltage amplifier using N-channel JFET device in a common source configuration 2. Apply the voltage divider biasing method to set the DC operating point (VGSq , IDSq) 3. Verify the estimated DC operating point with the measured data. 4. Determine the voltage gain of the N-channel JFET common source configuration.

Materials: Equipment required Power Supply Oscilloscope Digital Multimeter Breadboard Function Generator 1 1 1 1 1 Components required N-channel JFET 2N5457 Resistor 10k (1/4W) Resistor 3.3k (1/4W) Resistor 3.9k (1/4W) Resistor 22k (1/4W) Mylar Capacitor 0.47 F Mylar Capacitor 0.1F Mylar Capacitor 0.01F 50 k potentiometer 1 2 1 1 1 2 1 1 - 1

Important Notes All related calculation questions that does not require experimental data must be answered before coming to the lab. You are required to show all the calculation steps when requested by the lab instructor. During the evaluation session, your lab instructor may request you to demonstrate how the measurement data is obtained and explain your experimental results. You are advised to attempt the theoretical questions asked in the lab sheet before coming to the lab. The lab session is only 3 hours and will be mostly spend on collecting experiment data, analyzing result and comparing the data with the calculated value. Before coming to the lab, you will also need to study the related theory. In order to answer the questions in the labsheet, you also need to make reading preparation.

Background Theory An amplifier is a circuit that increases/decrease the input signal value and in this experiment the signal to be amplified is the voltage. In this experiment you are going to investigate the voltage gain and impedance characteristics of a voltage amplifier circuit using the N-channel JFET device

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

Figure/Schematic Diagram:

+VDD=12V 0.1F CH1 (vin) R1=22k RD=3.3k D G CG=0.47F Vgen R2 =10k RS=3.9k S RL=10k CS=0.47F CD=0.01F CH2 (vL)

Function Generator 50

Figure 1: A common source JFET amplifier


Procedures:
1.

2.

3.

4.

5.

6.

7.

Before connecting the circuit of Figure 1, measure the actual resistance of R1, R2, RD, RS and RL as accurate as possible with a digital multimeter (set it to the best resistance range) and record the measured values. Connect the common source JFET amplifier circuit as shown in Figure 1 using a breadboard. Do not connect the power supply and the function generator to the circuit yet. Keep the connecting wires on the breadboard as short as possible (< 3 cm) to reduce unwanted inductance and capacitance in your circuit. Set the power supply output to +12V. Connect its output to the circuit and measure its voltage VDD(meas) as accurate as possible with the multimeter. Calculate the gate DC voltage VG(cal) using the voltage-divider rule. Measure the DC voltages VG, VD and VS at G, D, and S pins of the transistor as accurate as possible. Note that the measured VG should be closed to the calculated VG(cal), and VS should be > VG since VGS must be < 0 V for N-channel JFET. Before connecting the function generator to the circuit, use an oscilloscope to measure the output voltage of the generator and set it to 200 kHz sine-wave with a peak-to-peak voltage of 0.1V. Press the attenuation button (ATT) of the generator for easy adjustment of its output voltage. Record it as voltage input. Connect the generator output to the circuit. Using Channel 1 (CH1) of the oscilloscope (set at AC input coupling), probe the input voltage vin. Using Channel 2 (CH2) of the oscilloscope, probe the load resistor RL, as shown in Figure 1. Set the trigger source of the oscilloscope to CH2. Adjust the trigger level on the oscilloscope to obtain stable waveforms. Make sure the variable (VAR) knobs of the oscilloscope are set at the calibrated (CALD) positions. Adjust the Volts/div and Time/div to display the waveforms on the oscilloscope screen as big as possible with one to two cycles. Sketch the input AC voltage (vin) and the load voltage (vL) waveforms on the graph. Record the Time/div and Volts/div used. Note that the

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

input and output waveforms should be approximately 180o out of phase. 8. From your graph, determine VL(pp) and Vin(pp) which are the peak-to-peak voltages of vL and vin, respectively. Calculate the voltage gain (Av) of the JFET amplifier circuit at 200 kHz. Ask the instructor to check all of your results. You must show the oscilloscope waveforms to the instructor. Preliminary Data/Results/Computation:

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

Date Performed: ___________

Faculty Signature: _________________

JFET Amplifier Frequency Response


Experiment No. 2 Objectives 1. Investigate the effect of frequency changes on the voltage gain of the amplifier, measure its frequency response and obtain its operating bandwidth. 2. Investigate the capacitance effect on the frequency response of the common source JFET amplifier

Materials: Equipment required Power Supply Oscilloscope Digital Multimeter Breadboard Function Generator 1 1 1 1 1 Components required N-channel JFET 2N5457 Resistor 10k (1/4W) Resistor 3.3k (1/4W) Resistor 3.9k (1/4W) Resistor 22k (1/4W) Mylar Capacitor 0.47F Mylar Capacitor 0.1F Mylar Capacitor 0.01F 50 k potentiometer 1 2 1 1 1 2 1 1 - 1

Background Theory Most amplifiers have relatively constant gain over a certain range of frequencies. This range of frequencies is called the bandwidth of the amplifier. The bandwidth for a given amplifier depends on the circuit component values, the type of active components and the dc operating point of the active component. When an amplifier is operated within its bandwidth, the current gain ( Ai ) , voltage gain ( Av ) , and power gain A p values are referred to as midband gain values. A simplified frequency-response curve that represents the relationship between amplifier gain and operating frequency is shown in Figure 1.

( )

Power Gain

Ap drops at lower frequencies Mid-band

Ap drops at higher frequencies

Ap(mid)

0.5Ap(mid)

Bandwidth

fc1

Frequency

fc2

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

Figure 1: A simplified frequency response curve


As the frequency-response curve shows, the power gain of an amplifier remains relatively constant across a band of frequencies. When the operating frequency starts to go outside this frequency range, the gain begins to drop. Two frequencies of interest, f c1 and

f c 2 , are the frequencies at which power gain decreases to approximately 50% of A p (mid ) . The frequencies labeled f c1 and f c 2 are called the lower and upper cutoff frequencies of
an amplifier, respectively. These frequencies are considered to be the bandwidth limits for the amplifier and thus bandwidth BW is given by

The geometric average of f c1 amplifier, given by

BW = f c 2 f c1 . and f c 2 is called the geometric center frequency fo of an f0 = f c1 f c 2 .

When the operating frequency is equal to f 0 , the power gain of the amplifier is at its maximum value. Frequency response curves and specification sheets often list gain values that are measured in decibels (dB). The dB power gain of an amplifier is given by

A p ( dB ) = 10 log A p = 10 log

Pout . Pin

Positive and negative decibels of equal magnitude represent reciprocal gains and losses. A +3dB gain caused power to double while a 3dB gain caused power to be cut in half. Using the basic power relationships, Pout rewritten as
2 2 v out vin = and Pin = , the power gain may be RL Rin

A p ( dB ) = 10 log

v R Pout v2 R = 10 log out L = 20 log out + 10 log in 2 vin RL Pin v in Rin

The voltage component of the equation is referred to as dB voltage gain. When the amplifier input and out resistances are equal

A p ( dB ) = 20 log

vout = Av ( dB ) . vin

( Rin = RL )

Thus, when the voltage gain of an amplifier changes by 3dB, the power gain of the amplifier also changes by 3dB.

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

Figure/Schematic Diagram:

+VDD=12V 0.1F CH1 (vin) R1=22k RD=3.3k D G CG=0.47F Vgen R2 =10k RS=3.9k S RL=10k CS=0.47F CD=0.01F CH2 (vL)

Function Generator 50

Figure 1: A common source JFET amplifier

Pre-Experiment Procedure: Do the procedure in experiment No.1 (or refer to the data gathered in experiment No.1) Procedures: 1. Sweep the frequency of the function generator from 1 kHz to 550 kHz (use smaller frequency steps near the half-power point while larger steps can be used at mid-band frequencies). Record the peak-to-peak voltages of vin (CH1) and vL (CH2) and calculate the dB magnitude of the voltage gain Av. Use both coarse and fine adjustment knobs of the function generator for frequency adjustment. 2. Plot a curve of Av versus frequency. 3. Calculate the lower cutoff frequency fLD(cal) (use the measured RD and RL values). Set the frequency to 20 kHz. To measure the lower cutoff frequency (fLD), decrease the generator frequency until VL(pp) decreases to 0.707VL,mid-band(pp), where VL,mid-band(pp) is the VL(pp) value in the mid-band. 4. Set the frequency to 300 kHz. To measure the upper cutoff frequency (fHD), increase the generator frequency until VL(pp) decreases to 0.707VL,mid-band(pp). 5. Determine the bandwidth (BW) and the geometric center frequency (fo) of the amplifier from the above measurements. Ask the instructor to check all of your results. You must show the oscilloscope waveforms at 550 kHz to the instructor. 6. Design or modify the circuit in Figure 5 in order to measure the parameter of the device, namely Gate-Source Cutoff Voltage (VGS(off) or Vp ) and Zero-Gate Voltage Current (IDSS) . These two values can be used in the Shockley equation ID = IDSS ( 1 VGS/Vp)2 . Hint: You can use a potentiometer and/or negative power source in the circuit. By solving the simultaneous equation of the Shockley equation and the load line equation, you can

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

obtain the calculated value for the Q point VGSQ, VDSQ, IDQ. . Compare this with the measured value.

Preliminary Data/Results/Computation:

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

10

Date Performed: ___________ Name: _______________________ Submitted:_____ Group No.: ____________________

Faculty Signature: _________________ Date Rating: ___________

JFET Voltage Amplifier Characteristics


Experiment No. 1 Objectives 1. Construct and test a voltage amplifier using N-channel JFET device in a common source configuration. 2. Apply the voltage divider biasing method to set the DC operating point (VGSq , IDSq) 3. Verify the estimated DC operating point with the measured data. 4. Determine the voltage gain of the N-channel JFET common source configuration.

Materials: Equipment required Power Supply Oscilloscope Digital Multimeter Breadboard Function Generator 1 1 1 1 1 Components required N-channel JFET 2N5457 Resistor 10k (1/4W) Resistor 3.3k (1/4W) Resistor 3.9k (1/4W) Resistor 22k (1/4W) Mylar Capacitor 0.47 F Mylar Capacitor 0.1F Mylar Capacitor 0.01F 50 k potentiometer 1 2 1 1 1 2 1 1 - 1

Data, Results, Calculation and Observation: Procedure No. 1

R1 R2 RD RS RL

= __________________ = __________________ = __________________ = __________________ =__________________

Procedure No. 3

VDD(meas) VG(cal)
Computation:

= ____________ = __________________

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

11

Procedure No. 4

VG VD VS

= _______________________ =_______________________ =_______________________

Procedure No. 7 Waveform:


i.

AC voltage (vin)

ii.

load voltage (vL)

Data:
i. Time/div (used) ii. Volts/div (used)

= ____________________ = ____________________

Procedure No. 8

VL(pp) Vin(pp) Av(comp) Computation:

= _______________________ =_______________________ =_______________________

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

12

JFET Amplifier Frequency Response


Experiment No. 2 Objectives 1. Investigate the effect of frequency changes on the voltage gain of the amplifier, measure its frequency response and obtain its operating bandwidth. 2. Investigate the capacitance effect on the frequency response of the common source JFET amplifier

Materials: Equipment required Power Supply Oscilloscope Digital Multimeter Breadboard Function Generator 1 1 1 1 1 Components required N-channel JFET 2N5457 Resistor 10k (1/4W) Resistor 3.3k (1/4W) Resistor 3.9k (1/4W) Resistor 22k (1/4W) Mylar Capacitor 0.47F Mylar Capacitor 0.1F Mylar Capacitor 0.01F 50 k potentiometer 1 2 1 1 1 2 1 1 - 1

Data, Results, Calculation and Observation: Procedure No. 1 vin (CH1) vL (CH2) Av = _____________________ = _____________________ = _____________________ (dB magnitude of the voltage gain)

Computation:

Procedure No. 2 (Plot Curve of Av versus frequency)

Liceo de Cagayan University College of Engineering Electronics II Laboratory Manual

13

Procedure No. 3 fLD(cal) = ________________ lower cutoff frequency (calculated) fLD(meas) = ________________ lower cutoff frequency (measured)

Computation:

Procedure No. 4 fHD

= _______________ upper cutoff frequency (measured)

Potrebbero piacerti anche