Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
The layout design of Ground and Supply plane Geometry Figure.1 shows a top view layout for onboard HDA codec. The layout separates the analog and digital ground planes with a 60 to 100 mils gap. The moat helps to isolate noisy digital circuitry from quiet analog audio circuitry. The digital and analog ground planes are tied together by a wide link, about 50mils, at one point and only one point beneath the codec. This will be the "drawbridge" that goes across the moat. Do not allow any digital or analog signal traces pass through the drawbridge, otherwise, the digital noise may be induced into the analog signals, makes audio performance worse. Similarly, NO SIGNALS WHATEVER are permitted to cross the moat (to do so creates a "slot antenna" radiator which will hammer your PCB layout with crosstalk, and create huge amounts of EMI, totally defeating your purpose). In HDA codec layout, the major difference is the JACK DETECTION. Because of during sensing procedure, each sense pin will sense the corresponding resistors network that may interfere the performance of analog signal. In order to avoid such a situation, layout must pay attention at two points: one is the resistors network should be placed as close as possible to the sense pin. Another is the layout traces between the resistors network and HDA jack should away from any analog trace because sensing current might distorts the audio performance. The bottom layer is best choice. In additional, in order to present the best audio performance and prevent cross-talk issue from having no enough space between left and right channels. Realtek recommended to layout the width of each IN/OUT signal traces at least 10 mils and the space is the least one time the size of width of signal trace.
2004/4/27
Rev 1.0
PORT-D-R
PORT-D-L
Sense B
VREFO-B-R
+3.3DVdd
DGND SDIN
SYNC RESET
GPIO0
GPIO1 DGND
SDOUT
BITCLK
PCBEEP
2004/4/27
HD JACK (O Combo Jack) pen The widt of IN/OUT signal t ces are the least 10 mils h ra The space is the least one time the size of width of the signa l (Acco rding to the 3 W rule, the best width of spacing is 3 time o f width of the signal ). s Resistors Netwo rk Re altek suggeste d that layout trac of the sense pin should away e from a ny an g tra because se nsing current might distorts the alo ce a udio perfo r ance. (The bottom layer is best choice.) m +5AVdd
REGU LATOR
+5A Vdd
+12DVdd
Regions between analog signal trace should be fille d with copper , which should be attached to the analog ground plane. By passin and decoupling capacitors should be g clo to the IC pins, or positioned for the se shortest connection to pin with WIDE traces to reduce im pedance.
PORT-C -R PORT-C -L POR T-B -R PORT-B -L CD-R CD-GN D CD-L PORT-F -R POR T-F-L PORT-E -R PORT-E -L Sens eA
AVDD
+5 A Vdd
Analog Compo ent n & Analog Ground PORT-A-L PORT-A-R AGND Analog and Digital GND c onne ted at o e point c n beneath c odec
1. The codec is partitioned into a digital and analog section to s help isolate noisy digital circuitry from quiet analog circuitry. 2. The layout separates the analog and digital planes with a 60 to 100 mils gap and connect them at one point beneath the codec w a 50 mils wide link. ith 3. Never route digital traces or digital planes under the analog ground areas. Analog components should be located over analog planes (ground and power planes) and digital components should be located over digital planes.
Rev 1.0
WRONG
ANALOG SIGNAL PLANE
DIGITAL SIGNAL PLANE
distributed capacitance
ANALOG GROUND
RIGHT
ANALOG SIGNAL PLANE DIGITAL SIGNAL PLANE
PCB ISOLATION
ANALOG GROUND PLANE DIGITAL GROUND PLANE
Natural Capacitance .
Figure.2 Cross section of PCB, the recommended separation for analog and digital plane.
2004/4/27
Rev 1.0
2004/4/27
Rev 1.0
The LINK Trace The LINK signals operated at 24MHz bit block rate, it is sensitive to trace length. A long trace causes a slow rising time makes operation is unstable or failed. Figure.4 describes topology configuration that has been simulated on a four layers microstrip desktop platform by INTEL. It is expected that system level simulations will be done using actual trace and board model.
1-3" Host Controller 0.5-9" R 1-5" -0.5" Modem Codec Audio Codec
2004/4/27
Rev 1.0
2004/4/27
Rev 1.0