Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
TSMC Secret
Synopsys
Virtual Platforms
What is It?
Abstraction technique to reduce hardware detail:
1. Higher level data types: C++ data types vs. pins
2. Reduced synchronization points: function calls vs.
indiv. clock phases
Abstraction-Levels
(LT) Loosely Timed – Instruction-Accurate Fct. call: Read(Address,Data)
• Coarse-graining timing functional
• No clock in un-timed system;
simulation kernel will execute one
potential ordering of concurrent processes
Multi-phase Fct. Call: Read(Address,Data)
(AT) Approximately Timed – Cycle
- Approximate / Cycle-Count Accurate
• TLM buses with timing
• Incorporates timing as functional labels Address Data
rather than executing waveform
Mem
CPU(s) TLM Bus
P(f,V,mode) Ctrl
Mem
P(f,V,mode)
ISS P(f,V,mode)
I$ D$ Slave
Periph Power Power
TLM Bus
Clock
Mgmt Mgmt
Module
Distribution Slave
Periph
IC
P(f,V,mode)
Flash
Memory
SRAM
Complete Device Model
Instruction
$I Simulator
Set $D Slave
Wait SystemC
TLM Bus
Periph
Cycle- Slave
States
Approx ISS Periph
SoC
Access SystemVerilog
Flash
PMIC
Memory Timing System/Device
Apps
View
Application Development
80+ MIPS (Host Extension)
Untimed
40-60 MIPS TLM (LT)
Pre-silicon Software
Development & Integration
System Validation
& Arch. Exploration
1-10 MIPS Timed
Architectural Exploration TLM (AT)
& Real-Time SW Development Cycle Accurate
SystemC Models
Co-Emulation
1-100 KIPS RTL co-simulation
EARLY, PRE-RTL
SOFTWARE DEVELOPMENT
Design Challenges
Profits of semiconductor companies now determined by “total”
solution, both hardware & software
Software development is becoming dominant development
effort at 65 nm - typical SoC design effort is 40% HW and 60%
SW
Growing software complexity, brought along by functionality
convergence & multi-core architectures
Low development productivity: today’s 15-year old
technologies using physical development systems does allow
to keep up with growing complexity & time-to-market pressure
Shortening time-to-market window, not matching well with a
sequential “first-hardware-then-software” development flow
TSMC Reference Flow 11.0
P. 6 © 2010 TSMC, Ltd
Software Development Security C –
TSMC Secret
ARCHITECTURE
ANALYSIS & OPTIMIZATION
Model Refinement
• Early Work interconnects & mem. • Traces
load model ctrls. • Apps profile model
Architecture
• Control /traffic aspect
• Software
…
benchmark(s)
…
Project Time
System Model • SW binary compati
-ble model
POWER
ANALYSIS & OPTIMIZATION
Challenges
Growing leakage power at smaller process
technology nodes (“static power”)
Increasing dynamic power due to increased clock
frequencies & silicon integration (“dynamic power”)
System-level power challenges:
Battery life
System cooling, Air-conditioning cost, and potentially complying
with new “Green” standards
Reliability, and packaging cost
Operating cost
Clock
Controller
Master1 Master2
Periph Periph
Voltage Domains
VDD USB
VDD RF
PRCM LDOs
I2C
I2C
Voltage
Distribution
PM
Sequencer
Power request /
response APIs
Power
Accumulator
Power
Power event
Accumulator
Logging (file)
Power Dashboard
TSMC Reference Flow 11.0
P. 22 © 2010 TSMC, Ltd
Power Analysis & Optimization Security C –
ARM926 Power
Estimation Model
Model of On-Chip
Clock & Power Manager
Virtual Platform
IP
Innovator
Example of unencrypted
power data
SUMMARY
Reference Flow 11
Refer to extensive tutorial & design examples provided as part of
Synopsys ESL contribution to TSMC Reference Flow 11
Tutorial Material