Sei sulla pagina 1di 101

Notice

The company reserves the right to revise this publication or to change its contents without notice.
Information contained herein is for reference only and does not constitute a commitment on the part
of the manufacturer or any subsequent vendor. They assume no responsibility or liability for any
errors or inaccuracies that may appear in this publication nor are they in anyway responsible for
any loss or damage resulting from the use (or misuse) of this publication.
This publication and any accompanying software may not, in whole or in part, be reproduced, trans-
lated, transmitted or reduced to any machine readable form without prior consent from the vendor,
manufacturer or creators of this publication, except for copies kept by the user for backup purposes.
Brand and product names mentioned in this publication may or may not be copyrights and/or regis-
tered trademarks of their respective companies. They are mentioned for identification purposes only
and are not intended as an endorsement of that product or its manufacturer.

©March, 2001
Preliminary Version
Contents

Chapter 1: Introduction ........................... 1 - 1


System specifications (general) ................... 1 - 2
Chapter 2: Chipset and
Mainboard information ............................ 2 - 1
CPU ............................................................... 2 - 1
Chipsets ........................................................ 2 - 3
SiS630S ............................................................ 2 - 3
PC Card Chipset - PCI1410 ............................. 2 - 11
Ports ............................................................2 - 13
Mainboard....................................................2 - 14
Mainboard components list ............................... 2 - 14
Mainboard photo .............................................. 2 - 15
Chapter 3: Disassembly .......................... 3 - 1
Size chart for screws and hex nuts: .................... 3 - 1
Disassembly steps ....................................... 3 - 2
Steps to remove the CD-ROM/DVD-ROM : .......... 3 - 2
Steps to remove the CPU: ................................... 3 - 2
Steps to remove the FDD: ................................... 3 - 2
Steps to remove the HDD:................................... 3 - 3
Steps to remove the inverter board: ..................... 3 - 3
Steps to remove the LCD panel: .......................... 3 - 3
Steps to remove the mainboard: .......................... 3 - 4
Removal Procedures .................................... 3 - 5
Remove the battery............................................. 3 - 5
Remove the keyboard ......................................... 3 - 6
Remove the HDD assembly ................................ 3 - 7
Remove the CD-ROM\DVD-ROM assembly ......... 3 - 8
Remove the heat sink ......................................... 3 - 9
Applying a heat sink pad .................................... 3 - 9
Remove the CPU .............................................. 3 - 10
Reinstall the CPU ............................................. 3 - 10
Separate the notebook base in two ................... 3 - 11
Remove the FDD assembly ............................... 3 - 14
Remove the CD-ROM tray ................................ 3 - 14
Remove the Fan ............................................... 3 - 14
Remove the mainboard and
tray from the bottom case ................................. 3 - 15
Remove the mainboard
from the mainboard tray ................................... 3 - 16
The LCD Panel ...........................................3 - 17
Remove the LCD panel frame ........................... 3 - 17
Remove LCD panel from the LCD panel case.... 3 - 18
Remove the LCD panel from the bracket ........... 3 - 20
Appendix A: Mechanical Drawings and
Parts Lists ................................................ A - 1
2200C ...........................................................A - 1
Bottom Half assembly and parts list ..................... A - 1
LCD panel (12.1”) assembly and parts list ........... A - 2
LCD panel (13.1” , 15.3”) assembly and
parts list ............................................................. A - 3
LCD panel (14.1”) assembly and parts list ........... A - 4
Keyboard and Touchpad assembly ..................... A - 5
Keyboard and Touchpad assembly parts list ........ A - 6
FDD assembly and parts list ............................... A - 7
HDD assembly and parts list ............................... A - 8
CD-ROM assembly and parts list......................... A - 9
DVD-ROM assembly and parts list .................... A - 10
2700C .........................................................A - 11
Bottom half assembly and parts list ................... A - 11
LCD panel (13.3”) assembly and parts list ........ A - 12
LCD panel (14.1”) assembly and parts list ......... A - 13
Keyboard and Touchpad assembly ................... A - 14
Keyboard and Touchpad parts list ..................... A - 15
FDD Assembly and parts list ............................. A - 16
HDD assembly and parts list ............................. A - 17
CD-ROM Assembly and parts list ...................... A - 18
DVD-ROM assembly and parts list .................... A - 19
Appendix B: Schematic Diagrams ......... B - 1
Appendix C: Switch Settings .................. C - 1
Clock Settings (SW6) ........................................ C - 1
Panel ID Settings (SW7) ................................... C - 2
Introduction

Chapter 1: Introduction
This manual covers information you will need to service or upgrade your Notebook Computer.
Information about operating the computer (e.g. getting started, etc...) is in the User’s Manual. Driver
Information is also found in the User’s Manual. The User’s Manual is shipped with the computer.
Operating Systems (Windows ME, Windows 2000, etc.) have their own manuals as do application
software. If you have any questions regarding those, please consult their user’s manual.

This manual is intended for service personnel who have completed sufficient training to
undertake maintenance and inspection of personal computers. It is organized to allow you to look up
basic information for servicing and/or upgrading components of the notebook computer. The follow-
ing information is covered.

– Specifications
– Chipset and Mainboard information
– Disassembly
– Mechanical drawings and Parts Lists
– Schematic Diagrams
– Switch Settings

1-1
Service Manual

System specifications (general)


The main unit of the Model 2200C/2700C Notebook PC has the following components:
– Intel FC-PGA370 Pentium III with AGP technology-based mainboard, using the SiS630S
chipset solution supporting SDRAM with 0MB on-board DRAM, expandable to 32MB, 64MB,
96MB, 128MB, 192MB, 256MB, or 512MB using one or two expansion SODIMMs
– user-installed modules: CD-ROM or DVD or CD-RW ROM
– main storage (HDD) bay: principal HDD 2.5” 12.7/9.5mm, supports PIO mode 4/ATA-33/66/
100 (Ultra DMA) and Master mode IDE.
– User interfaces
- one internal keyboard, 84 keys (depending on the language)
- one built-in touchpad
- one 1024x768 XGA Color TFT LCD with CCFT backlight, size 13.3” or 14.1”, supports
IDCT
– Power Solutions
- power bay: battery pack
- AC adapter

1-2
Introduction

CPU ( FC-PGA370 ) Keyboard


Intel Celeron-450 (1.6V) Keys 84
Intel Celeron-500 (1.6V) Fn key support YES
Intel Celeron-550 (1.6V) Integrated numeric keypad YES
Intel Pentium III-600 (1.65V) Inverted “T” layout cursor keys YES
Intel Pentium III-650 (1.65V)
Intel Pentium III-700 (1.65V) HDD
Intel Pentium III-750 (1.65V) Easy change module 6GB or up
Intel Pentium III-800 (1.65V) Drive size 2.5”
Intel Pentium III-850 (1.65V) Height maximum 12.7mm
Intel Pentium III-866 (1.65V) Average access time <13ms>
Intel Pentium III-933 (1.65V) Interface PCI local bus master IDE with ultra
DMA33/ 66/100
Memory
L2 Cache (on die) FDD
Celeron(.18) series 128KB Easy change module 3.5" 1.44MB
Pentium III series 256KB
CD-ROM (MKE CR175)24X
On board RAM 0MB Easy change module
Upgradable to 512MB CD type 12.8cm
Height 12.7mm
TouchPad Data transfer rate 3600KB/s (max)
built-i n x1 Random access time <100m>
interface PS/2 Compliance Multimedia PC-2 Spec.

1-3
Service Manual

Transport drawer type load/eject Speaker-out Jack YES


Interface PCI local bus master IDE Microphone-in Jack YES

BIOS Power Supply


InSyde 256KB AC adapter
AC-in 100-240V/47-63Hz
Display Capacity 65W
LCD/CRT (simultaneous) YES Battery pack NiMH/Li-Ion
VGA/EGA/CGA/Hercules compatible YES
AGP 3D graphics accelerator YES Power Saving Management
Adjustable brightness YES (standard) Doze mode YES
PS/2 Sleep mode YES
LCD\TFT Suspend/Resume mode YES
Backlight CCFT Suspend to HDD mode YES
Size 13.3” or 14.1” Hot key control suspend YES
Resolution 1024x768 Closing LCD display off YES
Color (CRT) 16,77M APM ver 1.2 support YES
Monitor 1280x1024 ACPI Ver 1.0b support YES
Support IDCT
Ports
Audio Serial port x1
Built-in 2 speakers and 1 microphone YES IrDA/SIR/ASK/FIR x1
3D, Sound Blaster compatible YES Parallel port x1
15 pin external video port x 1

1-4
Introduction

External 101/102 keyboard port/ PS/2 mouse x 1


PC Card Standard Type I or Type II x1
Modem (RJ-11) port for MDC x 1 (optional)
USB connector x2
speaker-out jack x1
microphone-in jack x1
LAN (RJ45) port x1

Physical
Dimension 308 mm(W)
254 mm(D)
37.5 mm(H)
Weight 3.2KG (with Lithium-lon battery)

1-5
Notes
Chipset and Mainboard information

Chapter 2: Chipset and Mainboard information


CPU
The 2200C/2700C Notebook PC uses the Intel Mobile Pentium III/Celeron (.18) processor in an FC-
PGA370 package.
The Intel Mobile Pentium III/Celeron (.18) processor features an integrated L2 cache (256KB for
Pentium III and 128KB for Celeron (.18)) and a 64-bit high performance system bus.
The Mobile Pentium III/Celeron (.18) processor’s 64-bit wide Low Power Gunning Transceiver Logic
system bus is compatible with the SIS630S AGP Set and provides a glue-less, point-to-point interface
for an I/O bridge/memory controller.
The Intel Pentium III and Celerons (.18) processors are fully compatible with all software written for
the Pentium processor with MMX technology, Pentium processor, Intel486 microprocessor, and
Intel386 microprocessor. In addition, they provide improved multimedia & communication perfor-
mance. Their features:

– Performance improved over existing mobile processors


- Supports the Intel Architecture with Dynamic Execution
- Supports the Intel Architecture MMX technology
– Integrated primary (L1) instructions and data caches
- 4-way set associative, 32-byte line size, 1 line per sector
- 16-Kbyte instruction cache and 16-Kbyte writeback data cache
- Cacheable range programmable by processor programmable registers
– Integrated second level (L2) cache
- 4-way set associative, 32-byte line size, 1 line per sector
- Operated at full core speed

2-1
Service Manual

- 128/256-Kbyte, ECC protected cache data array


– Low Power GTL+ system bus interface
- 64-bit data bus, 100-MHz operation
- Uniprocessor, two loads only (processor and I/O bridge/memory controller)
- Short trace length and low capacitance allows for single ended termination
– Voltage reduction technology
– Pentium III processor clock control
- Quick Start for low power, low exit latency clock ‘throttling’
- Deep Sleep mode for extremely low power dissipation
– Thermal diode for measuring processor temperature

2-2
Chipset and Mainboard information

Chipsets
SiS630S
The single chipset, SiS630S, provides a high performance/low cost Desktop solution for the Intel Slot
1 and socket 370 series CPU based systems by integrating a high performance North Bridge, ad-
vanced hardware 2D/3D GUI engine, Super-South bridge or an external AGP4X Slot. In addition,
SiS630S provides a system-on-chip solution that complies with the Easy PC Initiative which sup-
ports Instantly Available/OnNow PC technology, USB, Legacy Removal and Slotless Design and
FlexATX form factor.

By integrating the UltraAGPTM technology and advanced 64-bit graphic display interface, SiS630S
delivers AGP 4x performance and memory bandwidth of up to 1 GB/s. In addition, SiS also supports
an extra AGP Slot that supports 4X and Fast Write transactions. Furthermore, SiS630S provides
powerful hardware decoding DVD accelerator to improve the DVD playback performance. In addition
to providing the standard interface for CRT monitors, SiS630S also provides the Digital Flat Panel
Port (DFP) for a standard interface between a personal computer and a digital flat panel monitor.
SiS630S adopts Share System Memory Architecture which can flexibly utilize the frame buffer size
up to 64MB.
The “Super-South Bridge” in SiS630S integrates all peripheral controllers/accelerators /interfaces.
SiS630S provides a total communication solution including 10/100Mb Fast Ethernet for Office re-
quirement and 1Mb HomePNA for Home Networking. SiS630S offers AC’97 compliant interface that
comprises digital audio engine with 3D-hardware accelerator, on-chip sample rate converter, and
professional wavetable along with separate modem DMA controller. SiS630S also provides interface
to Low Pin Count (LPC) operating at 33 MHz clock which is the same as PCI clock on the host, and
dual USB host controllers with six USB ports that deliver better connectivity and 2 x 12Mb band-

2-3
Service Manual

width.
The built-in fast PCI IDE controller supports the ATA PIO/DMA, and the Ultra DMA33/66/100
function that supports the data transfer rate up to 100 MB/s. It provides the separate data path for
two IDE channels that can eminently improve the performance under the multi-tasking environ-
ment.
The following illustrates the system block diagram

Features
Host Interface Controller
– Supports Intel Slot 1/Socket370 Pentium II/!!! CPUs
– Synchronous Host/DRAM Clock Scheme
– Asynchronous Host/DRAM Clock Scheme
Integrated DRAM Controller
– 3-DIMM/6-Bank of 3.3V SDRAM
– Supports Memory Bus up to 133 MHz
– System Memory Size up to 3 GB
– Up to 512MB per Row
– Supports 16Mb, 64Mb, 128Mb, 256Mb, 512Mb SDRAM Technology
– Suspend-to-RAM (STR)
– Relocatable System Management Memory Region
– Programmable Buffer Strength for CS#, DQM[7:0], WE#, RAS#, CAS#, CKE, MA[14:0] and
MD[63:0]
– Shadow RAM Size from 640KB to 1MB in 16KB increments
– Two Programmable PCI Hole Areas

2-4
Chipset and Mainboard information

Integrated A.G.P. Compliant Target/66Mhz Host-to-PCI Bridge


– AGP v2.0 Compliant
– Supports Graphic Window Size from 4MBytes to 256MBytes
– Supports Pipelined Process in CPU-to-Integrated 3D A.G.P. VGA Access
– Supports 8 Way, 16 Entries Page Table Cache for GART to Enhance Integrated A.G.P. VGA
Controller Read/Write Performance
– Supports PCI-to-PCI Bridge Function for Memory Write from 33Mhz PCI Bus to Integrated
A.G.P. VGA
– Supports Additional AGP slot with 4X and Fast Write Transaction
Meet PC99 Requirements
PCI 2.2 Specification Compliant
High Performance PCI Arbiter
– Supports up to 4 PCI Masters
– Rotating Priority Arbitration Scheme
– Advanced Arbitration Scheme Minimizing Arbitration Overhead.
– Guaranteed Minimum Access Time for CPU And PCI Masters
Integrated Host-To-PCI Bridge
– Zero Wait State Burst Cycles
– CPU-to-PCI Pipeline Access
– 256B to 4KB PCI Burst Length for PCI Masters
– PCI Master Initiated Graphical Texture Write Cycles Re-mapping
– Reassembles PCI Burst Data Size into Optimized Block Size
Fast PCI IDE Master/Slave Controller
– Supports PCI Bus Mastering

2-5
Service Manual

– Native Mode and Compatibility Mode


– PIO Mode 0, 1, 2 , 3, 4
– Multiword DMA Mode 0, 1, 2
– Ultra DMA 33/66/100
– Two Independent IDE Channels Each with 16 DW FIFO
Virtual PCI-to-PCI Bridge
Integrated Ultra AGP VGA for Hardware 2D/3D Video/Graphics Accelerators
– Supports Tightly Coupled 64 Bits Host Interface to VGA to Speed Up GUI Performance and
Video Playback Frame Rate
– AGP v. 2.0 Compliant
– Zero-Wait-State 128x4 Post-Write Buffer with Write Combine Capability
– Zero-Wait-State 128x4 2-Way Read Ahead Cache Capability
– Re-locatable Memory-Mapped and I/O Address Decoding
– Flexible Design Shared Frame Buffer Architecture for Display Memory
– Shared System Memory Area up to 64MB
– Built-in 8K Bytes Texture Cache
– Supports High Quality Dithering
– Supports Bump Mapping
– Supports 8/16/24/32 BPP RGB/ARGB Texture Format
– Supports Video YUV Texture in All Supported Texture Formats
– 128-Bit 2D Engine with a Full Instruction Set
– Maximum 64 MB Frame Buffer with Linear Addressing
– Supports Hardware DVD Accelerator
– Supports Single Frame Buffer Architecture
– Supports Two Independent Video Windows with Overlay Function and Scaling Factors

2-6
Chipset and Mainboard information

– Supports YUV-To-RGB Color Space Conversion


– Supports Graphic and Video Overlay Function
– Supports CD/DVD to TV Playback Mode
– Simultaneous Graphic and TV Video Playback Overlay
– Supports RGB555, RGB565, YUV422 and YUV420 Video Playback Format
– Supports Filtered Horizontal Up and Down Scaling Playback
– Supports DVD Sub-Picture Playback Overlay
– Supports DVD Playback Auto-Flipping
– Built-in Two Video Playback Line Buffers
– Built-in Programmable 24-bit True-Color RAMDAC up to 270 MHz Pixel Clock RAMDAC
Snoop Function
– Built-in Dual-Clock Generator
– Supports Multiple Adapters and Multiple Monitors
– Built-in PCI Multimedia Interface
– Supports Digital Flat Panel Port for Digital Monitor (LCD Panel)
– Built-in VESA Plug and Display for CH7003, PanelLinkTM and LVDS Digital Interface
– Built-in Secondary CRT Controller for Independent Secondary CRT, LCD or TV digital
output
– Supports VESA Standard Super High Resolution Graphic Modes
- 640x480 16/256/32K/64K/16M colors 120 Hz NI
- 800x600 16/256/32K/64K/16M colors 120 Hz NI
- 1024x768 256/32K/64K/16M colors 120 Hz NI
- 1280x1024 256/32K/64K/16M colors 85 Hz NI
- 1600x1200 256/32K/64K/16M colors 85 Hz NI
- 1920x1440 8bbp/16bbp 60NI

2-7
Service Manual

– Low Resolution Modes


– Supports Virtual Screen up to 4096x4096
– Fully Directx 7.0 Compliant
– Efficient and Flexible Power Management with ACPI Compliance
Low Pin Count Interface
– Forwards PCI I/O and Memory Cycles into LPC Bus
– Translates 8-/16-bit DMA Cycles into PCI Bus Cycles
Advanced PCI H/W Audio & Modem
Advanced Power Management
– Meets ACPI 1.0 Requirements
– Meets APM 1.2 Requirements
– ACPI Sleep States Include S1, S3, S4, S5
– CPU Power States Include C0, C1, C2 C3
– Power Button with Override
– RTC Day-of-Month, Month-of-Year Alarm
– 24-bit Power Management Timer
– LED Blinking in S0,S1 and S3 States
– System Power-Up Events Include: Power Button, Hot-Key, Keyboard Password/ Hot-Key,
RTC Alarm, Modem Ring-In, SMBALT#, LAN, PME#, AC’97 Wake-Up and USB
– Wake-Up
– Software Watchdog Timer
– Power Supply’98 Support
– PCI Bus Power Management Interface Spec. 1.0
Integrated DMA Controller

2-8
Chipset and Mainboard information

– Two 8237A Compatible DMA Controllers


– 8/16- bit DMA Data Transfer
– Distributed DMA Support
Integrated Interrupt Controller
– Two 8237A Compatible DMA Controllers
– Two 8259A Compatible Interrupt Controllers
– Level- or Edge-Triggered Programmable
– Serial IRQ
– Interrupt Sources Re-routable to Any IRQ Channel
Three 8254 Compatible Programmable 16-bit Counters
– System Timer Interrupt
– Generate Refresh Request
– Speaker Tone Output
Integrated Keyboard Controller
– Hardwired Logic Provides Instant Response
– Supports PS/2 Mouse Interface
– Password Security and Password Power-Up
– System Sleep and Power-Up by Hot-Key
– KBC and PS2 Mouse Can Be Individually Disabled
Integrated Real Time Clock (RTC) with 256B CMOS SRAM
– Supports ACPI Day-of-Month and Month-of-Year Alarm
– 256 Bytes of CMOS SRAM
– Provides RTC H/W Year 2000 Solution
Universal Serial Bus Host Controller

2-9
Service Manual

– OpenHCI Host Controller with Root Hub


– Two USB Host Controllers
– Six USB Ports
– Supports Legacy Devices
– Over Current Detection
I2C Bus/SMBUS Series Interface
Integrated Fast Ethernet Controller and MAC Interface
– Plug and Play Compatible
– High-Performance 32-Bit PCI Bus Master Architecture with Integrated Direct Memory
– Supports Big Endian and Little Endian Byte Alignments
– Implements Optional PCI 3.3v Auxiliary Power Source 3.3Vaux Pin And Optional PCI
– Supports Software, Enhanced Software, and Automatic Polling Schemes to Internal
– PHY Status Monitor and Interrupt
– Supports 10base-T, 100base-Tx
NAND Tree for Ball Connectivity Testing
672-Balls BGA Package
1.8V Core with Mixed 3.3V and 5V I/O CMOS Technology

2 - 10
Chipset and Mainboard information

PC Card Chipset - PCI1410


– The PCI1410 supports the following features:
– Ability to wake from D3 hot and D3 cold
– Fully compatible with the Intel 430TX (Mobile Triton II) chipset
– A 144-Pin Low-Profile QFP (PGE), 144-ball MicroStar Ball Grid Array (GGU) package, or
209-ball MicroStar Ball Grid Array (GHK) package
– 3.3-V core logic with universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling
environments
– Mix-and-match 5-V/3.3-V 16-bit PC Cards and 3.3-V CardBus Cards
– Single PC Card or CardBus slot with hot insertion and removal
– Burst transfers to maximize data throughput on the PCI bus and the CardBus bus
– Parallel PCI interrupts, parallel ISA IRQ and parallel PCI interrupts, serial ISA IRQ with
parallel PCI interrupts, and serial ISA IRQ and PCI interrupts
– Serial EEPROM interface for loading subsystem ID and subsystem vendor ID
– Pipelined architecture allows greater than 130M bps sustained throughput from CardBus-to-
PCI and from PCI-to-CardBus
– Interface to parallel single-slot PC Card power interface switches like the TI TPS2211
– Up to five general-purpose I/Os
– Programmable output select for CLKRUN
– Five PCI memory windows and two I/O windows available to the 16-bit PC Card socket
– Two I/O windows and two memory windows available to the CardBus socket
– Exchangeable Card Architecture (ExCA) compatible registers are mapped in memory and I/
O space
– Intel 82365SL-DF and 82365SL register compatible
– Distributed DMA (DDMA) and PC/PCI DMA

2 - 11
Service Manual

– 16-Bit DMA on the PC Card socket


– Ring indicate, SUSPEND, PCI CLKRUN, and CardBus CCLKRUN
– Socket activity LED pins
– PCI Bus Lock (LOCK)
– Advanced Submicron, Low-Power CMOS Technology
– Internal Ring Oscillator

2 - 12
Chipset and Mainboard information

Ports
2 3 4 5 6 7 8 9
1

1. Mic-in, headphone 6. External monitor


2. USB 7. Parallel
3. IEEE 1394 8. PS/2
4. TV out 9. AC adapter
5. Dual USB

2 - 13
Service Manual

Mainboard
Mainboard components list

1. Microphone connector 15. K/B Controller M33867


2. MDC to RJ-11 connector 16. HDD connector
3. Panel connector 17. K/B connector
4. Invertor power connector 18. CMOS battery
5. Heat sink fan connector 19. Choke (for power)
6. Second Fan connector 20. MDC connector
7. VR 21. CPU and Memory frequency switch
8. ICS1893 Lan PHY 22. CPU V_Core switch
9. 1394 PHY 23. FDD connector
10. Core logic SiS630s 24. Gold figen (for debug card)
11. Thermal IC TC 1066 25. Indicative LED and touchpad connector
12. Audio Codec 26. Internal Speaker connector
13. IR 27. CD-ROM connector
14. TI4410 (PCMCIA + 1394 Controller)

2 - 14
Chipset and Mainboard information

Mainboard photo

6
4 5
2 3
1
10
9
7 8 11

12 16
17
13 14 18
15 19
20

21 22

23

27
25 26
24

2 - 15
Notes
Disassembly

Chapter 3: Disassembly
To make the disassembly process easier each section may have a box in the page margin. Informa- @
This box lists the tools
tion contained in the @ boxes inform you what tools will be needed for a given procedure and the needed and the amount
amount of screws involved. A i box lists the components that are important for that particular
of screws used.

procedure. A contains information that may be helpful to you. Examples are shown on the left.

All screw and nuts used in the assembly of the Notebook Computer are assigned a letter. If
you encounter any problems reassembling the machine, refer to this table to make sure you are Note
using the proper screw or nut. Information in thie box
will give possible useful
information.
Size chart for screws and hex nuts:

Letter Siz e Letter Siz e

i
A 1.7 x 5 mm. J 2.5 x 6 mm.
B 2 x 2 mm. K 2.5 x 8 mm.
This box lists the
C 2 x 3 mm. L 2.5 x 14 mm. names of the relevant
D 2 x 4 mm. M 2.5 x 23 mm. parts.

E 2 x 5 mm. N 2.6 x 3.5 mm.


F 2 x 10 mm. O 3 x 4 mm.
G 2.5 x 3 mm. P Heat sink screw
H 2.5 x 4 mm. Q Standoff hex nut
I 2.5 x 5 mm. R Hex stud (11 mm.)

3-1
Service Manual

Disassembly steps
Note From the list below choose the component that you want to disassemble, then follow the steps
Remember to wear an listed and go to the appropriate page for detailed instruction.
anti-static wrist strap
and remove all power
sources when working Steps to remove the CD-ROM/DVD-ROM :
on the computer Remove the battery p 3-5
Remove the keyboard p 3-6
Remove the CD-ROM/DVD-ROM assembly p 3-8

Steps to remove the CPU:


Remove the battery p 3-5
Remove the keyboard p 3-6
Remove the heat sink p 3-9
Remove the CPU p 3-10

Steps to remove the FDD:


Remove the battery p 3-5
Remove the keyboard p 3-6
Remove the HDD assembly p 3-7
Seperate thenotebook base in two p 3-11
Remove the FDD assembly from the mainboard p 3-14

3-2
Disassembly

Steps to remove the HDD:


Remove the keyboard p 3-6
Remove the HDD assembly p 3-7

Steps to remove the inverter board:


Remove the battery p 3-5
Remove the LCD panel frame p 3-17
Remove the LCD panel from the LCD panel case p 3-18 (up to step 4)

Steps to remove the LCD panel:


Remove the LCD panel frame p 3-17
Remove the LCD panel and bracket from the LCD panel case p 3-18
Remove the LCD panel from the bracket p 3-20
Remove the LCD panel

3-3
Service Manual

Steps to remove the mainboard:


Remove the battery p 3-5
Remove the keyboard p 3-6
Remove the HDD assembly p 3-7
Remove the CD-ROM/DVD-ROM assembly p 3-8
Remove the Heatsink p 3-9
Remove the CPU p 3-10
Seperate thenotebook base in two p 3-11
Remove the FDD assembly p 3-14
Remove the CD-ROM/DVD-ROM tray p 3-14
Remove the fan. p 3-14
Remove the mainboard from the bottom case p 3-15
Remove the mainboard from the mainboard tray p 3-16

3-4
Disassembly

Removal Procedures
@
Remove the battery
1 Philips screwdriver
1. Remove the 2 screws on the battery cover (figure 3-1).
1 screw
2. Disconnect the battery connector from the computer.
3. Slide the battery out of the computer (figure 3-2).

i
2 1) Battery Cover
2) Battery Connector
3
plug
M 3) Battery Connector
4
4) Battery
1
M
figure 3-1 figure 3-2

3-5
Service Manual

Remove the keyboard


1. Press the 4 keyboard latches at the top of the keyboard (figure 3-3).
2. Lift the top of the keyboard up and out of the computer (figure 3-4).
3. Remove the keyboard ribbon cable.

1 1 1 1

figure 3-3
figure 3-4

3-6
Disassembly

Remove the HDD assembly


1. Remove 3 screws (D) holding the HDD assembly in place (figure 3-5). @
2. Lift the HDD assembly out of the case using the HDD tab (figure 3-6). 1 Philips screwdriver
3 screws

i
1) HDD assembly
D 2) HDD tab
3) HDD connector
D
4) HDD socket

D
2

Note
For information on
figure 3-5 removing the HDD from
3
the HDD assembly go to
Appendix A.
1
4

figure 3-6

3-7
Service Manual

Remove the CD-ROM\DVD-ROM assembly


@ 1. Remove screw (I) in figure (3-7).
2. Use a small screwdriver to gently push the CD-ROM assembly out of the case figure (3-7).
1 Philips screwdriver
1 screw

Note
For information on
removing the CD-ROM/
DVD-ROM from the
CD-ROM/DVD-ROM
assembly go to Appendix
A.

figure 3-7

3-8
Disassembly

Remove the heat sink


1. Unscrew the 4 screws (P) securing the heat sink to the mainboard (figure 3-8).
2. Lift up the heat sink part way until you see the heat sink cable. Disconnect the cable from the
@
mainboard (figure 3-9). 1 Philips screwdriver
3. Place the heat sink aside. 1 screw
2
3

P P i
1 1) Heat sink
1
P P 2) Cable connector
3) Cable
4) Heat sink pad

figure 3-9
figure 3-8
Applying a heat sink pad
1. When the heat sink has been removed you will need to apply a new heat sink pad before rein-
stalling it. To do so simply peel off the old pad and adhere a new one to the same area.

3-9
Service Manual

Remove the CPU


1. Place the CPU tool over the CPU (figure @
3-10). 2 1 Regular screwdriver
2. Place a screw driver in the open slot of 1 CPU tool
1
the CPU socket and move it to the left
(figure 3-11).

i
3. The CPU is now unlocked from the
socket so remove the CPU tool and lift
the CPU out of the Socket. 1) CPU
2) CPU Tool
figure 3-10
Reinstall the CPU 3) Open Slot
1. Place the CPU firmly in the socket. 4) Close Slot
2. Place the CPU tool over the CPU (figure 3-10)
3. Place a screwdriver in the close slot of the CPU socket figure (3-12) and move it to the right..
4. The CPU is now
locked into the socket
so remove the CPU
tool and reinstall the
heat sink. 3 4

figure 3-11 figure 3-12

3 - 10
Disassembly

Separate the notebook base in two


@
With the CPU and heatsink, keyboard, HDD and CD-ROM/DVD-ROM drive removed:
1 Philips screwdriver
1 Hex socket wrench
1. Remove screw (I), the LCD panel ground wire
and Inverter power ground wire. When rein-
Top: 1 Screw
stalling make sure to place the LCD panel
1 Hex nut
ground wire on top of the case and the Inverter
power ground on the inside of the case just above figure 3-13 Right Side: 1 Screw
the hex nut (figure 3-14).

Bottom: 6 Screws

Bottom Rear: 3 Screws

i
4 I

5
1) microphone
2 3
1 connector
2) LCD panel
connector
3) Inverter power
figure 3-14 connecter
4) LCD panel ground
5) Inverter power
ground

3 - 11
Service Manual

2. Remove screw (I) (figure 3-15).

figure 3-15

3. Close the LCD panel and go to the right side of the computer and remove screw (I) (figure 3-16).

figure 3-16

3 - 12
Disassembly

4. On the back of the computer just above the ports, remove screws (D) (figure 3-17).

D D D
figure 3-17

5. Remove all screws (H, K) as shown in


(figure 3-18). K K
6. Run a small screwdriver around the
rim where the two halves meet and
slowly pry the pieces apart.
7. You should be left with figure 3-19 on
H
page 3-13.

H
I
H

figure 3-18

3 - 13
Service Manual

@ Remove the FDD assembly Remove the CD-ROM tray


1. Remove screw (I). 1. Remove screws (I).
1 Philips screwdriver
2. Remove the Hex nut (Q). 2. Remove screw (F)
1 Hex socket wrench
3. Lift the FDD assembly off of the 3. Slide the tray slightly to the right and lift it off
mainboard. of the mainboard.
FDD:
1 Stand-off Hex nut
1 Screw
1 2 Remove the Fan
CD-ROM tray 3 1. Unplug fan cable from
3 Screws mainboard.
2. Lift out the fan.

i
1) Fan
I I
2) Fan cable Q
3) Fan cable connector
4) FDD assembly
5) CD-ROM tray
4
F

Note
I 5
For information on
removing the FDD from
the FDD assembly go to
Appendix A.
figure 3-19

3 - 14
Disassembly

Remove the mainboard and tray from the bottom case


1. Remove screws (F, H) and Hex nut (Q). @
2. Lift the mainboard up from the battery side and pull it out of the case. 1 Philips screwdriver
1 Hex socket wrench
2 Screws
1 Hex nut

H
F

figure 3-20

3 - 15
Service Manual

Remove the mainboard from the mainboard tray


@ 1. Remove the hex nuts (R) on the parallel port (figure 3-21).
2. Remove the hex nuts (R) on the monitor out port (figure 3-21).
1 Hex socket wrench 3. Lift the mainboard out of the tray.
1 Hex nut

i
R 1 R R 2 R

1) parallel port figure 3-21


2) monitor port

figure 3-22 figure 3-23

3 - 16
Disassembly

The LCD Panel


Remove the LCD panel frame D D @
1. Remove the rubber stoppers in positions D and J (figure
1 Philips screwdriver
3-24).
5 Screws
2. Remove the screws (D, J) (figure 3-24). 1
3. Run your finger around the middle of the frame and
separate the frame from the back (figure 3-25).

i
1) Top half of notebook
J J J
computer
figure 3-24 2) LCD panel in back
3) LCD panel frame

figure 3-25

3 - 17
Service Manual

Remove the LCD panel and bracket from the LCD panel case
@ 1. Remove the bracket (D) screws on the side of the LCD panel (figure 3-26).
1 Philips screwdriver 2. Remove the 4 screws at the bottom of the LCD screen
6 Screws 3. Remove screws (D) holding securing the inverter board (figure 3-26).

i D D
1) Ground wire
(for reassembly,
please note where
the ground wire is
attached )
2) Inverter Board

D D
1
D 2 D
I I I I

figure 3-26

3 - 18
Disassembly

1 2 i
1) Inverter wire cable
2) LCD to inverter
wire cable
figure 3-27 3) LCD wire cable
4) LCD wire cable
connector
4. Lift the LCD inverter and disconnect the
5) LCD bracket
inverter wire cable and the LCD to in-
verter wire cable (figure 3-27).
5. Lift the LCD screen and bracket out of the
case and place it atop the keyboard (figure
3-28). 5 5
6. Disconnect the LCD wire cable. 3

figure 3-28

3 - 19
Service Manual

Remove the LCD panel from the bracket


@ 1. Gently lift out the panel.
2. Remove the screws (C) holding the LCD in the bracket (figure 3-29).
1 Philips screwdriver
(small)

C C

C C

figure 3-29

3 - 20
Mechanical Drawings and Parts Lists

Appendix A: Mechanical Drawings and Parts Lists


2200C
Bottom Half assembly and parts list

2200C
A-1
Service manual

LCD panel (12.1”) assembly and parts list


2200C

A-2
Mechanical Drawings and Parts Lists

LCD panel (13.1” , 15.3”) assembly and parts list

2200C
A-3
Service manual

LCD panel (14.1”) assembly and parts list


2200C

A-4
Mechanical Drawings and Parts Lists

Keyboard and Touchpad assembly

2200C
A-5
Service manual

Keyboard and Touchpad assembly parts list


2200C

A-6
Mechanical Drawings and Parts Lists

FDD assembly and parts list

2200C
A-7
Service manual

HDD assembly and parts list


2200C

A-8
Mechanical Drawings and Parts Lists

CD-ROM assembly and parts list

2200C
A-9
Service manual

DVD-ROM assembly and parts list


2200C

A - 10
Mechanical Drawings and Parts Lists

2700C
Bottom half assembly and parts list

2700C
A - 11
Service manual

LCD panel (13.3”) assembly and parts list


2700C

A - 12
Mechanical Drawings and Parts Lists

LCD panel (14.1”) assembly and parts list

2700C
A - 13
Service manual

Keyboard and Touchpad assembly


2700C

A - 14
Mechanical Drawings and Parts Lists

Keyboard and Touchpad parts list

2700C
A - 15
Service manual

FDD Assembly and parts list


2700C

A - 16
Mechanical Drawings and Parts Lists

HDD assembly and parts list

2700C
A - 17
Service manual

CD-ROM Assembly and parts list


2700C

A - 18
Mechanical Drawings and Parts Lists

DVD-ROM assembly and parts list

2700C
A - 19
Notes
Schematic Diagrams

Appendix B: Schematic Diagrams


HA#[3..31] HD# [0..63] HD# [0..63] VCCT
(4) HA# [3..31] U9A HD#[0 ..63] (4) (4) HD# [0 ..63] RP7
HA# 3 AK8 W1 HD#0 HD# 1 1 10
AH12 A#3 D# 0 T4 2 1 10 9
HA# 4 HD#1 HD# 5
HA# 5 AH8 A#4 D# 1 N1 HD#2 HA#[3 ..31] VCCT HD# 8 3 2 9 8 C33 7
AN9 A#5 D# 2 M6 HA# [3..31] (4) 4 3 8 7 .1U
HA# 6 A#6 D# 3 HD#3 HD#17 4 7
HA# 7 AL15 U1 HD#4 5 6
HA# 8 AH10 A#7 D# 4 S3 HD#5 5 6
A#8 D# 5 RP1 7
HA# 9 AL9 T6 HD#6 HA#2 8 1 10 HD# 0 TS MC8R-5 6
AH6 A#9 D# 6 J1 2 1 10 9
HA#10 A#1 0 D# 7 HD#7 HA#1 5 2 9 HD# 6
HA#11 AK10 S1 HD#8 HA#1 2 3 8 C369 HD#15
HA#12 AN5 A#1 1 D# 8 P6 HD#9 HA#1 3 4 3 8 7 .1U HD# 4 VCCT
AL7 A#1 2 D# 9 Q3 5 4 7 6
HA#13 A#1 3 D#10 HD#1 0 5 6
HA#14 AK14 M4 HD#1 1
HA#15 AL5 A#1 4 D#11 Q1 HD#1 2 HA#1 6 TS MC8R-5 6
A#1 5 D#12 RP6
HA#16 AN7 L1 HD#1 3 HA#3 HD# 2 1 10
AE1 A#1 6 D#13 N3 2 1 10 9
HA#17 HD#1 4 HA#9 HD#14
HA#18 Z6 A#1 7 D#14 U3 HD#1 5 HA#6 VCCT HD#11 3 2 9 8 C32 5
AG3 A#1 8 D#15 H4 4 3 8 7 .1U
HA#19 A#1 9 D#16 HD#1 6 HD#13
HA#20 AC3 R4 HD#1 7 5 4 7 6
HA#21 AJ 1 A#2 0 D#17 P4 HD#1 8 5 6
A#2 1 D#18 RP9
HA#22 AE3 H6 HD#1 9 HA#2 5 1 10 HD#10 TS MC8R-5 6
AB6 A#2 2 D#19 L3 2 1 10 9
HA#23 A#2 3 D#20 HD#2 0 HA#2 2 2 9 HD#12
HA#24 AB4 G1 HD#2 1 HA#1 7 3 8 C126 HD#18
HA#25 AF6 A#2 4 D#21 F8 HD#2 2 HA#3 1 4 3 8 7 .1U HD# 9 VCCT
Y3 A#2 5 D#22 G3 5 4 7 6
HA#26 A#2 6 D#23 HD#2 3 5 6
HA#27 AA1 K6 HD#2 4
HA#28 AK6 A#2 7 D#24 E3 HD#2 5 HA#5 TS MC8R-5 6
A#2 8 D#25 RP4
HA#29 Z4 E1 HD#2 6 HA#1 0 HD#35 1 10
AA3 A#2 9 D#26 F12 2 1 10 9
HA#30 HD#2 7 HA#2 1 HD#32
HA#31 AD4 A#3 0 D#27 A5 HD#2 8 HA#1 9 VCCT HD#29 3 2 9 8 C28 7
X6 A#3 1 D#28 A3 4 3 8 7 .1U
A#3 2 D#29 HD#2 9 HD#31 4 7
AC1 J3 HD#3 0 5 6
W3 A#3 3 D#30 C5 5 6
HD#3 1 RP8
AF4 A#3 4 D#31 F6 HD#3 2 HA#3 0 1 10 HD#26 TS MC8R-5 6
A#3 5 D#32 C1 2 1 10 9
D#33 HD#3 3 HA#2 9 2 9 HD#25
HREQ#[0..4] C7 HD#3 4 HA#2 6 3 8 C357 HD#19
(4) HRE Q#[0..4] HRE Q#0 AK18 D#34 B2 HD#3 5 HA#1 8 4 3 8 7 .1U HD#33 VCCT
REQ#0 D#35 4 7
HRE Q#1 AH16 REQ#1 D#36
C9 HD#3 6 5
5 6
6
HRE Q#2 AH18 A9 HD#3 7
HRE Q#3 AL19 REQ#2 D#37 D8 HD#3 8 TS MC8R-5 6
REQ#3 D#38 RP5
HRE Q#4 AL17 REQ#4 D#39
D10 HD#3 9 HA#2 0 HD#24 1
1 10
10
C15 HD#4 0 HA#2 4 HD#21 2 9
A DS # AN31 D#40 D14 HD#4 1 HA#2 3 VCCT HD#23 3 2 9 8 C30 7
(4) ADS # A DS # D#41 D12 4 3 8 7 .1U
D#42 HD#4 2 HA#2 7 HD#16 4 7
IE RR# AE35 A7 HD#4 3 5 6
(2) IE RR# IE RR# D#43 A11 5 6
HD#4 4 RP1 6
B RE Q0# AN29 D#44 C11 HD#4 5 HA#1 4 1 10 HD#20 TS MC8R-5 6
(4) B REQ0# AN17 B R0 # D#45 A21 2 1 10 9
(4) B PRI# B PRI# B PRI# D#46 HD#4 6 HA#7 2 9 HD# 3
B NR# AH14 A15 HD#4 7 HA#4 3 8 C368 HD# 7
(4) BNR# HLOCK# AK20 B NR# D#47 A17 HD#4 8 HA#8 4 3 8 7 .1U HD#30 VCCT
(4) HLOCK # LOCK# D#48 C13 5 4 7 6
D#49 HD#4 9 5 6
HIT # AL25 C25 HD#5 0
(4) HIT # HITM# AL23 HIT # D#50 A13 HD#5 1 HA#1 1 TS MC8R-5 6
(4) HITM# HITM# D#51 RP1
DEFER# AN19 D16 HD#5 2 P RDY # HD#28 1 10
(4) DEFER# DEFER# D#52 A23 P RDY # 2 1 10 9
HD#5 3 HRE Q#4 HD#22
G33 D#53 C21 HD#5 4 (4) HRE Q#4 HRE Q#0 VCCT HD#34 3 2 9 8 C4 0
E37 B P# 2 D#54 C19 (4) HRE Q#0 4 3 8 7 .1U
B P# 3 D#55 HD#5 5 HD#43 4 7
C35 C27 HD#5 6 5 6
E35 BPM#0 D#56 A19 5 6
HD#5 7 RP1 4
HT RDY# AN25 BPM#1 D#57 C23 HD#5 8 (4) BREQ0 # B RE Q0# 1 10 HD#38 TS MC8R-5 6
(4) HT RDY # AH26 T RDY # D#58 C17 2 1 10 9
(4) RS# 0 RS# 0 RS# 0 D#59 HD#5 9 (4) RS#2 RS# 2 2 9 HD#36
RS# 1 AH22 A25 HD#6 0 DB SY # 3 8 C365 HD#37 VCCT
(4) RS# 1 RS# 2 AK28 RS# 1 D#60 A27 HD#6 1 (4) DB SY # RS# 0 4 3 8 7 .1U HD#39
(4) RS# 2 RS# 2 D#61 E25 (4) RS#0 5 4 7 6
D#62 HD#6 2 5 6
A 20M# AE33 F16 HD#6 3 RP2
(2,10) A 20M# CPU_ FE RR# AC35 A 20M# D#63 DRDY # TS MC8R-5 6 HD#45 1 10
(2) CP U_ FE RR# A G37 FE RR# AL2 7 (4) DRDY# 2 1 10 9
(2,10) IGNNE# IGNNE # IGNNE # DBSY # DB SY # DB SY# (4) (4) HIT # HIT # HD#44 2 9
P WRGOOD AK26 A N27 DRDY # HT RDY# HD#42 3 8 C4 1
(2) P WRGOOD SMI# AJ35 PW GOOD DRDY # DRDY# (4) (4) HT RDY# HITM# HD#27 4 3 8 7 .1U
(2,10) SMI# SMI# (4) HITM# 5 4 7 6
VCCT 5 6
(2) T CK T CK R16 8 4 7 Z744 AL33 T CK PICCLK
J33 P CLKPIC P CL KP IC (3)
T DO AN37 L35 P ICD1 HD#51 TS MC8R-5 6
(2) T DO T DI AN35 T DO P ICD1 J35 P ICD0 P ICD1 (2) HD#49
(2) T DI T DI P ICD0 P ICD0 (2) RP1 5
(2) T MS T MS R16 7 4 7 Z743 AK32 T MS (4) RS#1 RS#1 1
1 10
10 HD#41 VCCT
T RST # AN33 A G33 INIT # DEFER# 2 9 HD#47
(2) T RST # PREQ# J37 T RST # INIT # A E37 FLUSH# INIT # (2,10) (4) DEFER# HLOCK # 3 2 9 8 C367
(2) P REQ# A35 P REQ# FLUSH# X4 FLUSH# (2) (4) HLOCK # 4 3 8 7 .1U
PRDY# PRDY# P RDY # RE SET # CPURST # CPURST # (4) (4) HRE Q#3 HREQ#3 4 7 RP3
AH4 5 6 HD#40 1 10
RE SET # 5 6 HD#52 2 1 10 9
M36 W3 7 3 2 9 8
(2,10) INTR INTR L INT0 #/INTR BCLK HCLKCPU HCL KCPU (3) (4) HRE Q#2 HRE Q#2 TS MC8R-5 6 HD#48 3 8 C4 2
NMI L37 B PRI# HD#59 4 7 .1U
(2,10) NMI LINT 1# /NMI AJ3 3 BS EL 0 (4) B PRI# HRE Q#1 5 4 7 6
BSEL0 AJ3 1 BS EL 1 BSEL0 (2,3) (4) HRE Q#1 B NR# 5 6
A G35 BSEL1 BSEL1 (2,3) (4) B NR#
(2,10) ST PCLK# S T PCLK # S T PCLK # HD#63 TS MC8R-5 6
S LP # AH30 Y33 CLK REF R30 0 150(1%)(0 805) VCCT HD#57
(2,10) S LP # S LP # CLKREF V_IO HD#55 VCCT
R29 9 150(1%)(0 805) (4) CPURST # CPURST # R308 56 HD#46
CELEONP3
A DS # R314 56 C356 RP1 1
(4) A DS# .1U 1 10
C322 HD#50
.1U HD#58 2 1 10 9
HD#53 3 2 9 8 C23 4
CPU SUPP ORT HD#54 4 3 8 7 .1U
5 4 7 6
5 6
VCC_Core VTT V_CMOS A(MAX) FSB T DI T P187 HD#56 TS MC8R-5 6
(2) T DI
(2) T DO T DO T P188 HD#61
T CK T P189 HD#62
(2) T CK T MS HD#60
(2) T MS T P190
(2)
T RST # T RST # T P191
Socket370 500-550E:1.6V PRDY#
P3(.18) 600-850:1.65V 1.5V 1.5V 850:16.2A 100MHz
PRDY#
(2) PREQ#
(4) CPURST #
PREQ#
CPURST #
T P192
T P193
T P194
71-22C00-D01
Socket370 533-933:1.65V
1.5V 1.5V 1G:19.4A 133MHz IT P_RST #
P3(.18) 1G:1.7V (26) IT P _RST # T P195 ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
C48 0 C48 1C48 2 T itle
Socket370
Celeron(.18) 2.0V 1.5V 2.5V 500:14.2A 66MHz CPU & AGTL TERMINATION
.1U .1U .1 U(R)
Size Document Number Rev
Custom A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 1 of 31

B-1
Service Manual

VCCT
VCC_CORE VCC_CORE

C98 C366 C303 C285 C280


C77 C113 C114 C61 C87 C355 C100 C305 C324 C127 C282 C281 C306 C128 C304 C284

AH20
AK16

AN11
AN15

AA33
AA35
AN21
AL13
AL21
AN1

G35

E23
S33
S37
U35
U37

C33
C31
A33
A31
E31
C29
E29
A29
U9 B 10 U 10 U 10U 10 U 4.7U 4.7 U 4.7 U 4.7U .1 U .1 U .1 U .1U .1 U .1U .1 U .1 U .1 U .1 U .1U .1 U .1U
VID0 R319 0 Z811 AL35 A37
(27) VID0 VID0

VT T
VT T
VT T
VT T
VT T
VT T
VT T

VT T
VT T
VT T
VT T
VT T
VT T
VT T
VT T
GND

VCC3

DEP#0
DEP#1
DEP#2
DEP#3
DEP#4
DEP#5
DEP#6
DEP#7
VID1 AM36 AB32
(27) VID1 VID2 AL37 VID1 GND AC33
(27) VID2 A J37 VID2 GND AC5 V_IO
VID3
(27) VID3 VID3 GND AD2 VCC_CORE V CCT
AA37 GND AD34
AA5 VCC-CORE GND AF32
AB2 VCC-CORE GND AF36 C99 C334
VCC-CORE GND C302 C336 C286 C353 C483 C484 C486

1
AB34 AG5 C370
AD32 VCC-CORE GND AH2 +
VCC-CORE GND 4.7 U .1 U
AE5 AH34 .1 U .1 U .1 U .1U 4.7 U C150 10 U 10 U 10 U
AF2 VCC-CORE GND AJ11 220U/6.3 V
AF34 VCC-CORE GND AJ15

2
AH24 VCC-CORE GND AJ19
AH32 VCC-CORE GND AJ23
AH36 VCC-CORE GND AJ27
A J13 VCC-CORE GND AJ3 V _CP U
VCC-CORE GND VCCT
A J17 AJ7
A J21 VCC-CORE GND AK36
A J25 VCC-CORE GND AK4
A J29 VCC-CORE GND AL1 C51 C378 C377 C376 C375 C374 C488 C489 C491 C492
AJ5 VCC-CORE GND AL3
AJ9 VCC-CORE GND AM10
VCC-CORE GND .1 U .1 U .1 U .1U .1 U .1 U .1U .1 U .1 U .1U
AK2 AM14
AK34 VCC-CORE GND AM18
AM12 VCC-CORE GND AM2
AM16 VCC-CORE NC AM22 V_CPU
AM20 VCC-CORE GND AM26
AM24 VCC-CORE GND AM30 ST PCLK # R312 680 VCC3
AM28 VCC-CORE GND AM34 (1,10) ST PCLK# SMI# R313 270 V_CPU
AM32 VCC-CORE GND AM6 (1,10) SMI# INIT# R134 1K
AM4 VCC-CORE GND AN3 (1,10) INIT # INT R R70 1.5 K
AM8 VCC-CORE GND B12 (1,10) INT R NMI R69 1.5 K R297 1 K Z330 R291
B10 VCC-CORE GND B16 (1,10) NMI IGNNE#
VCC-CORE GND R133 1.5 K
B14 B20 (1,10) IGNNE# A20M# R311 1.5 K Q11 4.7 K

B
B18 VCC-CORE GND B24 (1,10) A20M#
B22 VCC-CORE GND B28
CPU VRM SELECT TABLE FOR PPGA P3 BSEL0 R147 R
B26 VCC-CORE GND B32 (1,3) BSEL0 BSEL1 E C
VCC-CORE GND R148 R R298 1.5 K FERR# FERR# (10)
B30 B4 (1,3) BSEL1 IERR# R110 1.5 K 2N3904
VCC_Core B34 VCC-CORE GND B8 (1) IERR#
VID[4:0] VCC-CORE GND SLP# R315 1.5 K
B6 D18 (1,10) SLP# PICD0 R280 150 CPU_FERR#
1.30V C3 VCC-CORE GND D2 (1) PICD0 CPU_FERR# (1)
01111 VCC-CORE GND PICD1 R288 150
D20 D22 (1) PICD1 FLUSH# R111 1.5 K
1.35V D24 VCC-CORE GND D26 (1) FLUSH#
01110 PREQ# R281 1.5 K D18
D28 VCC-CORE GND D30 (1) P REQ# TCK R321 1K PWROK C A PWRGOOD
VCC_CORE D32 VCC-CORE GND D34 (1) TCK (1 0,26) PWROK PWRGOOD (1)
01101 1.40V TMS R322 1K
D36 VCC-CORE GND D4 (1) TMS TDI R169 150 R307 1.5 K
VCC-CORE GND (1) TDI F01J2E V_IO
01100 1.45V D6 E11 TDO R316 150
E13 VCC-CORE GND E15 (1) TDO T RST # R320 1K
1.50V E17 VCC-CORE GND E19 (1) T RST #
01011 VCC3
E5 VCC-CORE GND E7
1.55V E9 VCC-CORE GND F20
01010 VCC-CORE GND
F14 F24
1.60V F2 VCC-CORE GND F28
01001 VCC-CORE GND
F22 F32 R301 R294 R295
1.65V F26 VCC-CORE GND F36
01000 VCC-CORE GND
F30 G5 1K 1K 4.7 K
1.70V F34 VCC-CORE GND H2 C335
00111 U8
F4 VCC-CORE GND H34
1.75V H32 VCC-CORE GND K36 22P 15
00110 Z209
H36 VCC-CORE GND L5 3 STBY#
1.80V J5 VCC-CORE GND M2 T HERMDP DXP 12
00101 VCC-CORE GND SMBDAT A SDA_AT F (25)
K2 M34 4
1.85V K32 VCC-CORE GND P32 T HERMDN DXN 14
00100 VCC-CORE GND SMBCL K SCL_AT F (25)
K34 P36 11
1.90V M32 VCC-CORE GND Q5 C520 (10) ATF_INT # ALERT #
00011 VCC-CORE GND
N5 R34 4.7U(0805) 6 Z210
1.95V P2 VCC-CORE GND T 32 ADD1 10 Z211
00010 VCC-CORE GND ADD0 VCC3
P34 T 36 R304 0(0805)
2.00V R32 VCC-CORE GND U5 VCC3
00001 VCC-CORE GND
R36 V2 R79 0(R)(0805)Z717 2 1 Z241 R89 R
2.05V S5 VCC-CORE GND V34 VCC GND(VCC) CRIT1/VCC 5 Z240
00000 VCC-CORE GND CRIT 0
T2 X32 7 9
T 34 VCC-CORE GND X36 GND OS# 13
VCC-CORE GND NC R302 10 K
V32 Y37 C323 .1 U 8 16
V36 VCC-CORE GND Y5 GND NC
VCC-CORE GND OS # OS # (26)
W5 Z2 TC1066
X34 VCC-CORE GND Z34
V _CPU VCC-CORE GND R305
Y35 R303
Z32 VCC-CORE
C354 C494 VCC-CORE Hardware Protect = 95 «× 4.7K 4.7K(R)
AD36 AG1 R309
.1 U 10 U VCCT VCC_1.5 V EDGCTRL/VRSE L Z810 VCC_CORE CRIT0
Z36 CRIT1
V_IO VCC_2.5 V
51(1%) 85 0 0
AB36 C37
VCC_CMOS CPUPRES#
95 0 1
E33
F18 VREF0 AH28 100
(4) GTLREF VREF1 T HERMT RIP# X 0
K4
R6 VREF2 AL31
C88 C97 C129 C279 C283 T HERMDP
S35 SLEWCTRL
E27 VCORE_DE

VREF3 T HERMDP T HERMDP 115 1 0


RTT CTRL

V6 AL29 T HERMDN
AD6 VREF4 T HERMDN T HERMDN
4.7U .1 U .1 U .1U .1 U
V4 AERR#
B36 BERR#
AL11 BINIT #

VREF5
X2 RSP#

AK12 W33
AN13AP#0
AN23AP#1

P LL1 L19 Z806R80 1 VCC_CORE


AC37PR#

F10 BR1

VREF6 PLL1
G37 NC
L33 NC
N33 NC
N35 NC
N37 NC
Q33 NC
Q35 NC
Q37 NC
R2 NC
W35 NC
AK30NC
Y1 NC
E21 NC

AK22 U33 P LL2 4.7UH(0805)


VREF7 PLL2
AK24

C89
CELEONP3
22U(1206)
RTT CTRL R292 110 ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
Z807 R282 110 Tit le
SLEWCTRL R
R283 CPU
Size Document Number Rev
Z808 R293 R Cu stom A
V_CPU 71-22C00-D02
Date: Monday, March 05, 2001 Sheet 2 of 31

B-2
Schematic Diagrams

U26
L 56
VCC3
VDDREF 1 46 Z3 08 R4 79 22(R)
VDDREF CPUCLKF 45 10
CPUCLK0 R3 41 HCLKCPU
BEAD 15 CPUCLK1 43 10 HCLKCPU (1) CPUCLK0 C390 10P(R)
CPUCLK1 R3 42 HCL K630 S
C4 44 C399 C4 38 19 VDD CPUCLK2 HCLK630S (4)
27 VDD CPUCLK1 C398 10P(R)
C3 84 C4 41 C389 C446
.1U .1U .1U 30 VDD 7 FS1 33
R3 48 PCLKPIC
.1U .1U .1U .1U 36 VDD FS1/PCICLKF 8 FS2 33 PCLKPIC (1) FS2 C393 10P
VDD FS2/PCICLK1 R3 46 PCLK80P PCLK80 P (25)
C443 C3 86 C429 C4 27 42 9 PCICLK2 R3 47 33 PCL K630 S
6 VDD PCICLK2 11 33 PCLK630S (11) PCICLK2 C420 10P
PCICLK3 R3 50 PCLKTI
4.7U 0.01U 0.01U 0.01U VDDPCI PCICLK3 12 33 PCLKTI (16)
PCICLK4 R3 67 PCLKLPC
PCICLK4 13 33 PCLKLPC (20) PCICLK3 C421 10P
PCICLK5 PCICLK5 R3 68 PCLKSIO PCLKSIO (21)
14 PCICLK6 R3 81 33 AGPCLK0
3 PCICLK6 AGPCLK0 (7) PCICLK4 C425 10P
CLOSE TO CLOCK GENERATOR GNDREF
PCICLK5 C426 10P
16 2 FS3 R3 39 22 LPC14M
22 GND FS3/REF0 48 22 LPC14M (20) FS3 C385 10P
REF1 R3 40 VOSCI
33 GND REF1 VOSCI (7)
39 GND REF1 C388 10P
10 GND
GNDPCI 25 10K FS0 C445 10P
Z3 97 R3 91 VCC3
24_48/CPU2 .5_3 .3V# 26 FS0 R3 92 22 USBCL K
FS0/48MHZ USBCLK (10) SDRAM7 C422 10P(R)

28 Z309 SDRAM6 C428 10P(R)


SDRAM0 TP1 73
29 Z311
SDRAM1 31 TP1 72 SDRAM5 C439 10P(R)
L 57 Z312 TP1 71
CLK2.5V 47 SDRAM2 32 22
V_IO SDRAM3 R3 94 DCLKREF
VDDL CPU SDRAM3 34 SDRAM4 R3 93 22 MEMCLK4 DCLKREF (4) SDRAM4 C440 10P(R)
BEAD SDRAM4 35 22 MEMCLK4 (5)
SDRAM5 R3 69 MEMCLK3
SDRAM5 37 22 MEMCLK3 (5) SDRAM3 C447 10P(R)
C3 87 C3 96 C395 C394 C3 97 SDRAM6 R3 52 MEMCLK2
SDRAM6 38 22 MEMCLK2 (5)
SDRAM7 SDRAM7 R3 51 MEMCLK1 MEMCLK1 (5)
4.7U .1U 0.01U .1U 0.01U 40 Z310 PCICLK6 C437 10P
SDRAM_F0 41 TP1 68
Z313 TP1 65
44 SDRAM_F1 FS1 C442 10P
GNDL
CLOSE TO CLOCK GENERATOR 18 Z315 R382 10K
PD# VCC3
21 PCISTP#
PCI_ST OP# 20 CPUST P# PCISTP# VCC3
24 CPU_ST OP# 17 0 CPUSTP# (10)
SCL _AT FF SDRAM_STOP R3 88
(25) SCL_AT FF 23 SCLK SDRAM_ST OP# 10K
SDA_AT FF PCISTP# R3 90
(25) SDA_AT FF SDAT A

X1

X2
CLOSE TO CLOCK GENERATOR CPUSTP# R3 89 10K
ICS9248-135
SDRAM_STOP R4 80 10K(R)

5
R3 32 1M

Z29

Z33
Y6
1 2
14.318MHz_DIP

C3 82 C383
22P 22P

RN64 8P4R_ 2.7K SW6 RN60


5 4 Z5 94 1 12 FS0 8 1
6 3 Z5 96 2 11 FS1 7 2
7 2 Z5 97 3 10 FS2 6 3
VCC3 8 1 4 9 5 4
Z5 95 FS3
5 8 Z761
VCC3 Z761
R5 23 1 K Z8 55 6 7 Z650
Z650
8P4 R_10 K
CLOCK SELEC T CPU RATIO SELEC T SW DIP-6
R524
BSEL0 R3 99 10K
MD44 MD43 MD42 MD41 (1,2) BSEL0
BSEL1 R3 98 10K 100K
FS3 FS2 FS1 FS0 CPU SDRAM PCI (NMI) (INTR) (A20M#) (IGNNE#) (1,2) BSEL1

0 0 0 0 66 100 33.3 1/2 0 0 0 0


0 0 0 1 100 100 33.3 1/3 0 0 0 1
0 0 1 0 150 100 37.5 1/4 0 0 1 0
0 0 1 1 133 100 33.3 1/5 0 0 1 1
0 1 0 0 66.8 133.6 33.4 2/5 0 1 0 0
0 1 0 1 100 133 33.3 2/7 0 1 0 1
0 1 1 0 100 150 37.5 2/9 0 1 1 0
0 1 1 1 133 133 33.3 2/11 0 1 1 1
1 0 0 0 66.8 66.8 33.4 1/6 1 0 0 0 VCC3
1 0 0 1 97 97 32.3 1/7 1 0 0 1
1 0 1 0 70 105 35 1/8 1 0 1 0
1 0 1 1 95 95 31.7 Reserved 1 0 1 1
1 1 0 0 95 126.7 31.7 2/13 1 1 0 0 MD44 R2 23 10K(R)
1 1 0 1 112 112 37.3 2/15 1 1 0 1 (5,6) MD44 MD43 R2 05 10K(R)
1 1 1 0 97 129.3 32.2 2/3 1 1 1 0 (5,6) MD43 MD42 10K(R)
R2 13
1 1 1 1 96.2 96.2 32.1 1/2 1 1 1 1 (5,6) MD42 MD41 10K(R)
R2 22
(5,6) MD41

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T itle
CLOCK GENERATOR
Size Document Number Rev
Custom 0200-03.SCH 71-22C00-D02 2.0

Date: Monday, March 05, 2001 Sheet 3 of 31

B-3
Service Manual

MDD[0..63]
MDD[0..63] (6)

MDD63
MDD62
MDD61
MDD60
MDD59
MDD58
MDD57
MDD56
MDD55
MDD54
MDD53
MDD52
MDD51
MDD50
MDD49
MDD48
MDD47
MDD46
MDD45
MDD44
MDD43
MDD42
MDD41
MDD40
MDD39
MDD38
MDD37
MDD36
MDD35
MDD34
MDD33
MDD32
MDD31
MDD30
MDD29
MDD28
MDD27
MDD26
MDD25
MDD24
MDD23
MDD22
MDD21
MDD20
MDD19
MDD18
MDD17
MDD16
MDD15
MDD14
MDD13
MDD12
MDD11
MDD10
MDD9
MDD8
MDD7
MDD6
MDD5
MDD4
MDD3
MDD2
MDD1
MDD0
AA 28
AA 26
AB 28
AB 26
AC29
AC27
AC25
AD28
AD27

AG22

AH21
AH20
AG19

AH18

AG17

AH16

AA 29
AA 27
AB 29
AB 27
AC28
AC26
AD29

AD26
AH22
AE 23
AG21

AG20
AE 22
AH19
AE 18
AG18

AD20
AH17
AE 21
AG16
A J22
A F21
A F20

A J20
A J19
A F18
A F17
A J17
A F16

A F22

A J21

A F19

A J18
W28
W27

W29

W26

W25
T 25

Y 29
Y 27
Y 26

Y 25

T 24

U25
Y 28
V 25

V 24
U6A
(1) HA# [3..31]

MD9
MD8
MD7
MD6
MD5
MD4
MD3
MD2
MD1
MD0
MD63
MD62
MD61
MD60
MD59
MD58
MD57
MD56
MD55
MD54
MD53
MD52
MD51
MD50
MD49
MD48
MD47
MD46
MD45
MD44
MD43
MD42
MD41
MD40
MD39
MD38
MD37
MD36
MD35
MD34
MD33
MD32
MD31
MD30
MD29
MD28
MD27
MD26
MD25
MD24
MD23
MD22
MD21
MD20
MD19
MD18
MD17
MD16
MD15
MD14
MD13
MD12
MD11
MD10
HA#31 M24
HA#30 H26 HA#[31]
HA#29 G29 HA#[30]
HA#28 J26 HA#[29]
HA#27 H29 HA#[28] AE24
HA#[27] CSA#[5] Z577 TP82
HA#26 H27 AG24 Z578
HA#25
HA#24
K27 HA#[26]
HA#[25]
DRAM INTERFACE CSA#[4]
CSA#[3]
AF24 ICSA#3
TP102 ICSA#[0..3] (6)
H28 AJ25 ICSA#2
HA#23 J29 HA#[24] CSA#[2] AH25 ICSA#1
HA#22 J27 HA#[23] CSA#[1] AG25 ICSA#0
HA#21 K26 HA#[22] CSA#[0]
HA#20 J28 HA#[21] AF28 Z551
HA#19 K28 HA#[20] CSB#[5] AF29 TP100
HA#[19] CSB#[4] Z552 TP99
HA#18 L26 AA25 Z547
HA#17 L27 HA#[18] CSB#[3] AE25 TP72
HA#[17] CSB#[2] Z550 TP83
HA#16 L28 AE26 Z548
HA#15 K29 HA#[16] CSB#[1] AE27 TP101
HA#[15] CSB#[0] Z549 TP98
HA#14 M25
HA#13 M26 HA#[14] IMA[0..14] (6)
HA#12 M27 HA#[13] AB25 IMA14
VCCT HA#11 L29 HA#[12] MA [14] AF27 IMA13
HA#10 N25 HA#[11] MA [13] AF26 IMA12
HA#[10] MA [12]

DRAM INTERFACE
HA#9 N28 AG29 IMA11
HA#8 M28 HA#[9] MA [11] AG28 IMA10
R78 56 (R) ADS# HA#[8] MA [10]
HA#7 M29 AG27 IMA9
HA#[7] MA[9]

HOST INTERFACE
HA#6 N29 AH28 IMA8
HA#5 N26 HA#[6] MA[8] AB24 IMA7
C86 HA#[5] MA[7]
HA#4 P24 AH27 IMA6
.1U HA#3 N27 HA#[4] MA[6] AD24 IMA5
HA#[3] MA[5] AJ27 IMA4
HCLK63 0S V29 MA[4] AG26 IMA3
(3) HCLK63 0S CPURST# G27 CPUCLK MA[3] AH26 IMA2
(1) CPURS T# ADS# U26 CPURST# MA[2] AJ26 IMA1
(1) ADS# BNR# P28 ADS# MA[1] AF25 IMA0
(1) BNR# BPRI# R29 BNR# MA[0]
(1) BPRI# B PRI# IDQM[0..7] (6)
DBSY# U27 Y24 IDQM7
(1) DBS Y# DEFER# R26 DBS Y# DQM[7] AE28 IDQM6
(1) DEFER# DRDY# T 27 DEFER# DQM[6] AF23 IDQM5
(1) DRDY# HIT# U28 DRDY# DQM[5] AG23 IDQM4
(1) HIT# HIT M# R24 HIT# DQM[4] AD25 IDQM3
(1) HIT M# HLOCK# T 29 HIT M# DQM[3] AE29 IDQM2
(1) HLOCK# HT RDY# P25 HLOCK# DQM[2] AJ24 IDQM1
(1) HT RDY# BREQ0# G28 HT RDY# DQM[1] AD22 IDQM0
(1) B REQ0# B REQ0# DQM[0]
RS#2 V26
(1) RS#2 RS#1 R25 RS#[2]
(1) RS#1 RS#0 U29 RS#[1] AH23 Z30 R177 10 RAMW#
(1) RS#0 RS#[0] WE# RAMW# (5)
HREQ#4 R27
(1) HREQ#4 HREQ#3 T 26 HREQ#[4] AH24 Z31 R178 10 SRAS#
(1) HREQ#3 HREQ#2 T 28 HREQ#[3] SRAS# AJ23 Z32 R176 10 SCAS# SRAS# (5)
(1) HREQ#2 HREQ#1 R28 HREQ#[2] SCAS# SCAS# (5)
(1) HREQ#1 HREQ#0 P27 HREQ#[1]
(1) HREQ#0 HREQ#[0] AJ16 DCLKREF
SDCLK DCLKREF (3)
VCC3

E9 630SCKE
CK E B24 630 SCKE (6)
R77 0 Z34 V27
CPUAVDD
HOST DATA BUS VSSQA
VSSQB
P26
AE 19
SDAVDD VCCT
C338 C360
+ C359 P29
1 0U 1U 0.0 1U GTLVREFA
HD#63
HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HD#53
HD#52
HD#51
HD#50
HD#49
HD#48
HD#47
HD#46
HD#45
HD#44
HD#43
HD#42
HD#41
HD#40
HD#39
HD#38
HD#37
HD#36
HD#35
HD#34
HD#33
HD#32
HD#31
HD#30
HD#29
HD#28
HD#27
HD#26
HD#25
HD#24
HD#23
HD#22
HD#21
HD#20
HD#19
HD#18
HD#17
HD#16
HD#15
HD#14
HD#13
HD#12
HD#11
HD#10
V28 A24

HD#9
HD#8
HD#7
HD#6
HD#5
HD#4
HD#3
HD#2
HD#1
HD#0
AE 20 CPUAVS S GTLVREFB R275
SDAVSS C76
7 5 (1%)
E21
A19
C19
B20
B21
B19
A21
A20
D19
E20
D20
B22
C22
C20
A22
D21
A23
C21
B23
C23
A25
E22
D22
D24
D23
C25
B25
C24
E25
D25
E23
B26
E24
C26
A26
A27
D26
B27
C27
B28
C28
D28
H24
C29
E26
D27
E28
D29
E27
H25
K24

E29

K25

G26
G25
Si S63 0S
F22

F24

J25

F25
F27

F26
L25

F29
F28
100 0P
GTLREF
GTLREF (2)

R284
C75
15 0 (1%)
HD#63
HD#62
HD#61
HD#60
HD#59
HD#58
HD#57
HD#56
HD#55
HD#54
HD#53
HD#52
HD#51
HD#50
HD#49
HD#48
HD#47
HD#46
HD#45
HD#44
HD#43
HD#42
HD#41
HD#40
HD#39
HD#38
HD#37
HD#36
HD#35
HD#34
HD#33
HD#32
HD#31
HD#30
HD#29
HD#28
HD#27
HD#26
HD#25
HD#24
HD#23
HD#22
HD#21
HD#20
HD#19
HD#18
HD#17
HD#16
HD#15
HD#14
HD#13
HD#12
HD#11
HD#10
HD#9
HD#8
HD#7
HD#6
HD#5
HD#4
HD#3
HD#2
HD#1
HD#0
100 0P

HD#[0..63]
(1) HD# [0..63]

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Title
630(NORTHBRIDGE)
Size Document Number Rev
Custom 0200-04.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 4 of 31

B-4
Schematic Diagrams

VCC3 MEM_VCC
L24 BEAD(1206)

MEM_VCC
BANK0 MEM_VCC MEM_VCC
BANK1 MEM_VCC
C516 C20 9
C515 C C205

MD[0..63] MD[0..63] MD[0..63] .1U .1U .1U


(3,6,9) MD[0..63]

MEM_VCC
CN24 CN2 5
GND 1 2 GND GND 1 2 GND
MD0 3 VSS V SS 4 MD32 MD0 3 VSS V SS 4 MD32
MD1 5 DQ0 DQ32 6 MD33 MD1 5 DQ0 DQ32 6 MD33
MD2 7 DQ1 DQ33 8 MD34 MD2 7 DQ1 DQ33 8 MD34
MD3 9 DQ2 DQ34 10 MD35 MD3 9 DQ2 DQ34 10 MD35
C195 11 DQ3 DQ35 12 11 DQ3 DQ35 12
+ C203 VCC V CC VCC V CC
MD4 13 14 MD36 MD4 13 14 MD36
10U .1U MD5 15 DQ4 DQ36 16 MD37 MD5 15 DQ4 DQ36 16 MD37
MD6 17 DQ5 DQ37 18 MD38 MD6 17 DQ5 DQ37 18 MD38
MD7 19 DQ6 DQ38 20 MD39 MD7 19 DQ6 DQ38 20 MD39
GND 21 DQ7 DQ39 22 GND GND 21 DQ7 DQ39 22 GND
DQM0 23 VSS V SS 24 DQM4 DQM0 23 VSS V SS 24 DQM4
(6) DQM0 DQM1 25 CE0#/DQM0 CE 4#/DQM4 26 DQM5 DQM4 (6) (6) DQM0 DQM1 25 CE0#/DQM0 CE 4#/DQM4 26 DQM5 DQM4 (6)
(6) DQM1 CE1#/DQM1 CE 5#/DQM5 DQM5 (6) (6) DQM1 CE1#/DQM1 CE 5#/DQM5 DQM5 (6)
27 28 27 28
MA0 29 VCC V CC 30 MA3 MA0 29 VCC V CC 30 MA3
(6) MA 0 MA1 31 A0 A3 32 MA4 MA 3 (6) (6) MA0 MA1 31 A0 A3 32 MA4 MA 3 (6)
(6) MA 1 MA2 33 A1 A4 34 MA5 MA 4 (6) (6) MA1 MA2 33 A1 A4 34 MA5 MA 4 (6)
(6) MA 2 GND 35 A2 A5 36 GND MA 5 (6) (6) MA2 GND 35 A2 A5 36 GND MA 5 (6)
MD8 37 VSS V SS 38 MD40 MD8 37 VSS V SS 38 MD40
MD9 39 DQ8 DQ40 40 MD41 MD9 39 DQ8 DQ40 40 MD41
MD10 41 DQ9 DQ41 42 MD42 MD10 41 DQ9 DQ41 42 MD42
MD11 43 DQ10 DQ42 44 MD43 MD11 43 DQ1 0 DQ42 44 MD43
45 DQ11 DQ43 46 45 DQ1 1 DQ43 46
MD12 47 VCC V CC 48 MD44 MD12 47 VCC V CC 48 MD44
MD13 49 DQ12 DQ44 50 MD45 MD13 49 DQ1 2 DQ44 50 MD45
MD14 51 DQ13 DQ45 52 MD46 MD14 51 DQ1 3 DQ45 52 MD46
MD15 53 DQ14 DQ46 54 MD47 MD15 53 DQ1 4 DQ46 54 MD47
GND 55 DQ15 DQ47 56 GND GND 55 DQ1 5 DQ47 56 GND
C204 57 VSS V SS 58 57 VSS V SS 58
59 RES VD/DQ64 RE SVD/DQ68 60 C217 59 RES VD/DQ64 RE SVD/DQ68 60
C RES VD/DQ65 RE SVD/DQ69 RES VD/DQ65 RE SVD/DQ69
C
FB1 FB3
Z651 61 62 CKE0 Z653 61 62 CKE2
(3) MEMCLK1 BE AD 63 CLK0 CKE0 64 CKE0 (6) (3) MEMCLK 3 BE AD 63 CLK 0 CKE0 64 CKE2 (6)
SRAS# 65 VCC V CC 66 SCAS# SRAS# 65 VCC V CC 66 SCAS#
(4) S RAS # RAMW# 67 RAS # CAS# 68 CKE1 S CAS # (4) (4) S RAS # RAMW# 67 RAS # CAS# 68 CKE3 S CAS # (4)
(4) RAMW# CSA#0 69 WE# CKE1 70 MA14 CKE1 (6) (4) RA MW# CSA#2 69 WE# CKE1 70 MA14 CKE3 (6)
(6) CS A#0 CSA#1 71 CS0# A12 72 Z205 MA14 R192(6) 1K (6) CSA#2 CSA#3 71 CS0 # A12 72 Z206 MA14 R195(6) 1K
(6) CS A#1 Z207 73 CS1# A13 74 Z652 (6) CSA#3 Z208 73 CS1 # A13 74 Z654
GND 75 QE# CLK1 76 GND FB 2 GND 75 QE# CLK1 76 GND FB4
77 VSS V SS 78 77 VSS V SS 78
79 RES VD/DQ66 RE SVD/DQ70 80 BE AD ME MCLK2 (3) 79 RES VD/DQ66 RE SVD/DQ70 80 BE AD ME MCLK4 (3)
81 RES VD/DQ67 RE SVD/DQ71 82 81 RES VD/DQ67 RE SVD/DQ71 82
R193 VCC C216 R194
1K(R) MD16 83 V CC 84 MD48 1K(R) MD16 83 VCC V CC 84 MD48 C21 8
MD17 85 DQ16 DQ48 86 MD49 C MD17 85 DQ1 6 DQ48 86 MD49
MD18 87 DQ17 DQ49 88 MD50 MD18 87 DQ1 7 DQ49 88 MD50 C
MD19 89 DQ18 DQ50 90 MD51 MD19 89 DQ1 8 DQ50 90 MD51
GND 91 DQ19 DQ51 92 GND GND 91 DQ1 9 DQ51 92
MD20 93 VSS V SS 94 MD52 MD20 93 VSS V SS 94 MD52
MD21 95 DQ20 DQ52 96 MD53 MD21 95 DQ2 0 DQ52 96 MD53
MD22 97 DQ21 DQ53 98 MD54 MD22 97 DQ2 1 DQ53 98 MD54
MD23 99 DQ22 DQ54 100 MD55 MD23 99 DQ2 2 DQ54 100 MD55
101 DQ23 DQ55 102 101 DQ2 3 DQ55 102
MA6 103 VCC V CC 104 MA7 MA6 103 VCC V CC 104 MA7
(6) MA 6 MA8 105 A6 A7 106 MA11 MA 7 (6) (6) MA6 MA8 105 A6 A7 106 MA11 MA 7 (6)
(6) MA 8 GND 107 A8 BA0/A11 108 GND MA11 (6) (6) MA8 GND 107 A8 BA 0/A1 1 108 GND MA11 (6)
MA9 109 VSS V SS 110 MA12 MA9 109 VSS V SS 110 MA12
(6) MA 9 MA10 111 A9 BA1/A12 112 MA13 MA12 (6) (6) MA9 MA10 111 A9 BA 1/A1 2 112 MA13 MA12 (6)
(6) MA10 113 A10 A13 114 MA13 (6) (6) MA10 113 A10 A13 114 MA13 (6)
DQM2 115 VCC V CC 116 DQM6 DQM2 115 VCC V CC 116 DQM6
(6) DQM2 DQM3 117 CE2#/DQM2 CE 6#/DQM6 118 DQM7 DQM6 (6) (6) DQM2 DQM3 117 CE2#/DQM2 CE 6#/DQM6 118 DQM7 DQM6 (6)
(6) DQM3 GND 119 CE3#/DQM3 CE 7#/DQM7 120 GND DQM7 (6) (6) DQM3 GND 119 CE3#/DQM3 CE 7#/DQM7 120 GND DQM7 (6)
MD24 121 VSS V SS 122 MD56 MD24 121 VSS V SS 122 MD56
MD25 123 DQ24 DQ56 124 MD57 MD25 123 DQ2 4 DQ56 124 MD57
MD26 125 DQ25 DQ57 126 MD58 MD26 125 DQ2 5 DQ57 126 MD58
MD27 127 DQ26 DQ58 128 MD59 MD27 127 DQ2 6 DQ58 128 MD59
129 DQ27 DQ59 130 129 DQ2 7 DQ59 130
MD28 131 VCC V CC 132 MD60 MD28 131 VCC V CC 132 MD60
MD29 133 DQ28 DQ60 134 MD61 MD29 133 DQ2 8 DQ60 134 MD61
MD30 135 DQ29 DQ61 136 MD62 MD30 135 DQ2 9 DQ61 136 MD62
MD31 137 DQ30 DQ62 138 MD63 MD31 137 DQ3 0 DQ62 138 MD63
GND 139 DQ31 DQ63 140 GND GND 139 DQ3 1 DQ63 140 GND
SDA_RA 141 VSS V SS 142 SCL_RA SDA_RB 141 VSS V SS 142 SCL_RB
(25) SDA_RA 143 SDA SCL 144 S CL_RA (25) (25) SDA _RB 143 SDA SCL 144 S CL_RB (25)
VCC V CC VCC V CC
SOCK ET -DIMM144-R SOCKET-DIMM144

MEM_V CC MEM_VCC MEM_V CC

C416 C409 C415 C41 3 C411 C414 C412 C410 C196 C402 C197 C194 C400 C198 C408 C406 C404 C407 C405 C403 C401
C19 3

10U 10U .1U .1U .1U 0.01U 0.01U 0.01U 0.01U .1U .1U .1U .1U 10U 10U .1U .1U .1U 0.01U 0.01U 0.01U 0.01U ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
T it le
SODIMM
Size Document Number Rev
Custom 0200-05.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 5 of 31

B-5
Service Manual

MD[0..63]
(3 ,5,9) MD[0..63] MDD[0..63]
(4) MDD[0..63]

VDD3
VCC3
MD0 1 8 MDD0
RN37 MD1 2 7 MDD1
3 6 R219 R221
8P4R_10 MD2 MDD2
IMA[0..14] MA [0..14] MA[0..14] (5) MD3 4 5 MDD3
(4) IMA[0..14] 1 8 VDD3
MD4 MDD4 0 0(R)
IMA14 5 4 MA14 RN38 MD5 2 7 MDD5

8
7
6
5
RN17 IMA13 6 3 MA13 8P4R_10 MD6 3 6 MDD6
8P4R_10 IMA11 7 2 MA11 MD7 4 5 MDD7 Z657 RN59
IMA12 8 1 MA12 MD8 1 8 MDD8
IMA7 5 4 MA7 RN39 MD9 2 7 MDD9 R401 C448 8P4R_270
RN32 IMA10 6 3 MA10 8P4R_10 MD10 3 6 MDD10 8.2K
8P4R_10 IMA9 7 2 MA9 MD11 4 5 MDD11 .1U
IMA8 8 1 MA8 MD12 1 8 MDD12 U27

1
2
3
4
IMA5 5 4 MA5 RN40 MD13 2 7 MDD13 630SCKE 1 20
6 3 3 6 (4) 630SCKE OE1# VCC
RN31 IMA3 MA3 8P4R_10 MD14 MDD14 RN58
8P4R_10 IMA6 7 2 MA6 MD15 4 5 MDD15 2 18 Z406 1 8 CKE0
8 1 1 8 4 1A 1 1Y1 16 2 7 CKE0 (5)
IMA4 MA4 MD16 MDD16 Z404 CKE1
8 1 2 7 6 1A 2 1Y2 14 3 6 CKE1 (5)
IMA1 MA1 RN12 MD18 MDD18 1A 3 1Y3 12 Z405 CKE2 CKE2 (5)
RN30 IMA2 7 2 MA2 8P4R_10 MD19 3 6 MDD19 8 Z407 4 5 CKE3
6 3 4 5 1A 4 1Y4 CKE3 (5)
8P4R_10 IMA0 MA0 MD17 MDD17
5 4 MD20 1 8 MDD20 19 8P4R_22
2 7 OE2#
RN13 MD23 MDD23
8P4R_10 MD22 3 6 MDD22 11 9 Z614
4 5 13 2A 1 2Y1 7 T
MD21 MDD21 Z764
1 8 15 2A 2 2Y2 5 T
MD26 MDD26 2A 3 2Y3 Z615 T
RN10 MD25 2 7 MDD25 17 3 Z765
3 6 2A 4 2Y4 T
8P4R_10 MD24 MDD24
MD27 4 5 MDD27 10
1 8 GND
MD28 MDD28
RN11 MD29 2 7 MDD29 74LVC244
8P4R_10 MD30 3 6 MDD30
DQM[0..7] MD31 4 5 MDD31
DQM[0..7] (5) MD32 1 8 MDD32
IDQM6 5 4 DQM6 RN25 MD33 2 7 MDD33
RN29 IDQM5 6 3 DQM5 8P4R_10 MD34 3 6 MDD34
8P4R_10 IDQM7 7 2 DQM7 MD35 4 5 MDD35
IDQM4 8 1 DQM4 MD36 1 8 MDD36
IDQM2 5 4 DQM2 RN26 MD37 2 7 MDD37
RN42 IDQM3 6 3 DQM3 8P4R_10 MD38 3 6 MDD38
8P4R_10 IDQM0 7 2 DQM0 MD39 4 5 MDD39
IDQM1 8 1 DQM1 MD40 1 8 MDD40
RN27 MD41 2 7 MDD41
8P4R_10 MD42 3 6 MDD42
IDQM[0..7] MD43 4 5 MDD43
(4) IDQM[0..7] MD44 1 8 MDD44
RN28 MD45 2 7 MDD45
8P4R_10 MD46 3 6 MDD46
MD47 4 5 MDD47
MD49 1 8 MDD49
RN18 MD50 2 7 MDD50
8P4R_10 MD51 3 6 MDD51 MD[0..63]
MD48 4 5 MDD48 MD[0..63] (3 ,5,9)
MD53 1 8 MDD53 V CC3
CSA#[0..3] RN33 MD52 2 7 MDD52 MD[55..53]: CLOCK SK EW CONT ROL OF A GP
RN41 CSA #[0..3] (5)
ICSA#3 8 1 CSA#3 8P4R_10 MD55 3 6 MDD55 MD55 R225 4.7K(R) DEFAULT 001
ICSA#2 7 2 CSA#2 MD54 4 5 MDD54
ICSA#1 6 3 CSA#1 MD59 1 8 MDD59
ICSA#0 5 4 CSA#0 RN57 MD57 2 7 MDD57 MD54 R226 4.7K(R) MD38: VGA INTERRUPT FUNCTION
ICSA#[0..3] 8P4R_10 MD58 3 6 MDD58 1: ENABLE
(4) ICSA #[0..3] 4 5
MD56 MDD56 0: DISA BLE
8P4R_10 MD60 1 8 MDD60 MD53 R224 4.7K(R)
RN56 MD61 2 7 MDD61
8P4R_10 MD62 3 6 MDD62 MD39: VGA ECLK AND MCLK MODE
MD63 4 5 MDD63 MD38 R383 4.7K(R) 1: SY NCHRONOUS MODE
0: AS YNCHRONOUS MODE
MD39 R384 4.7K(R)
MD31: QUICK ST A RT FUNCTION
1: ENABLE
MD31 R400 4.7K 0: DISA BLE

DRAM BUS DAMPING RESISTOR NEAR SIS630S

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
RESISTOR
Size Document Number Rev
Custom 0200-06.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 6 of 31

B-6
Schematic Diagrams

T P76 T P9 2 T P5 9 T P6 4
B[2..7] R[2 ..7] G[2 ..7]
T P77 T P63
T P58

Z35 6
Z55 9

Z55 8

Z35 5

Z55 3
Z39 2 L15 0(08 05) VCC3

Y 1 Z35 7

G7
G6
G5
G4
G3
G2

U5 Z55 7
B7
B6
B5
B4
B3
B2

R7
R6
R5
R4
R3
R2
C5 0 C5 8 C5 9 C29 8 C6 0

AB2
AA4
AA3

W3
W4

W5
Y6

Y4
Y5
Y2
Y3

V2
V3
V4
V5

U3
T1

T4
T5
U1
V1
U4

U2
U6B 10 00P 10 00P 10 00P 10 00P 4.7U
R1 ENVDD# R5 6

SBA7
SBA2/DDC2CLK ENVDD# (9)

B 6/A IRDY #
A A D1 6/B 5
A A D1 8/B 3
A A D1 7/B 2
A A D2 0/B 1
A A D1 9/B 0

A A D2 7/R7
A A D2 6/R6
A A D2 5/R5
A A D2 4/R4
A A D2 3/R3
A A D2 2/R2
A A D2 1/R1
B4 /A CB E2 #

R0 /A CB E3 #
SB A 3/G7

SB A 4/G6
SB A 5/G5
SB A 6/G4
A A D3 1/G3
A A D2 8/G2
A A D3 0/G1
A A D2 9/G0
R2

B 7/AFRA ME #
ENABKKL 0
SBA1 /DDC2 DAT R3 VBBLANK# ENABKKL (13)
SBA0/VBBLANK# VBBLANK# U2 1
AC1 Z37 9 T P90
ACBE1# AG2 Z38 0 2 40 R0 +
ACBE0# T P11 2 0(R) 8 VCC TXOUT0 + 41 R0 + (9)
R50 R0-
B R G VBCAD/AREQ#
VGCLK/AGNT #
R6
T6
Z38 1
VGCLK
T P57
VGCLK (8)
Z39 5 14
21
VCC
VCC
VCC
T XOUT 0- R0- (9)

38 R1 +
R[2..7] 8P4 R_0 TXOUT1 + 39 R1- R1 + (9)
RED B1 4 AB3 Z37 4 R[2 ..7] R2 RN6 1 8 P0 44 T XOUT 1- R1- (9)
(9) RED GREEN A1 4 ROUT ATRDY# AB4 T P11 5 R3 2 7 45 TXIN0
GOUT ADEVSEL # Z37 5 T P1 P1 TXIN1
(9) GREEN BLUE A1 5 AB6 Z37 6 R4 3 6 P2 47 34 R2 +
(9) BL UE BOUT ASERR# AA5 T P86 R5 4 5 48 TXIN2 TXOUT2 + 35 R2 + (9)
APAR Z37 7 T P74 P3 TXIN3 T XOUT 2- R2-
AB5 Z37 8 R6 RN54 1 8 P4 1 R2- (9)
AST OP# T P88 TXIN4
HSYNC R24 8 33 Z383 D1 5 HSYNC
R7 2 7 P5 3
TXIN5
(9) HSYNC VSYNC R24 7 33 Z384 A1 6 3 6 P6 32 RCLKIN+
(9) VSYNC VSYNC P2 Z38 8 G[2..7] 4 5 P7 TXCLKO+ 33 RCLKIN- RCLKIN+ (9)
VBHCLK/RBF# T P62 G[2 ..7] T XCLKO- RCLKIN- (9)
DDC1DATA R35 33 Z385 C1 5 P1 Z38 9 T P65
G2 4 VCC3
(8,9) DDC1DATA DDC1CLK R36 33 Z386 B1 6 DDC1DATA VBCT L0/W BF# U6 Z36 6 G3 8P4 R_ 0 6 TXIN6
(8,9) DDC1CLK DDC1CLK VBCTL1/PIPE# T P56 TXIN7
G4 RN55 1 8P4R_ 0 8 P8 7
TXIN8 PLLVCC
29 Z39 4 L1 0 0(0805)
G5 2 7 P9 9
Z387 C1 6 R4 VBCLK G6 3 6 P1 0 10 TXIN9 C26 4 C26 3 C24 7
T P3 0 SSYNC VBCL K/ST 2 R5 VBVSYNC VBCLK G7 4 5 P1 1 12 T XIN1 0 28
VBVSYNC/ST 1 V6 VBHSYNC VBVSYNC (8) T XIN1 1 PLL GND 30 .1U 10 00P 4.7U
VBHSYNC/ST 0 VBHSYNC (8) B[2..7] PLL GND
B[2 ..7] B2 RN8 1 8P4R_ 0 8 P1 2 13
VOSCI A1 1 T2 Z368 B3 2 7 P1 3 15 T XIN1 2
(3) VOSCI VOSCI SB_ STB T3 T P61 B4 3 6 16 T XIN1 3 37 0(0805)
SB_ST B# Z369 T P60 P1 4 T XIN1 4 L VDSVCC Z39 3 L1 1
B5 4 5 P1 5 18
AD2 Z370 B6 19 T XIN1 5 C26 2 C26 1 C32
VRSET E1 9 AD_ST B0 AD3 T P10 6 0 20 T XIN1 6 31
Z371 T P93 B7 R310 P1 6
VVREF C1 4 RSET AD_ST B0 # R108 0 P1 7 T XIN1 7 L VDSGND 36 .1U 10 00P 4.7U
VCOMP B1 5 VREF W1 Z372 L VDSGND 42
COMP AD_ST B1 W2 T P75 22 L VDSGND 43
AD_ST B1 # Z373 T P73 VBHSYNC T XIN1 8 N/C
(8) VBHSYNC VBVSYNC 23
ECLKAVDD F1 5 (8) VBVSYNC VBBLANK# 25 T XIN1 9 5
E1 5 ECLKAVDD AJ 3 AGPCLK0 VBBLANK# T XIN2 0 GND 11
ECLKAVSS AGPCLK AGPCLK0 (3) GND 17
DCLKAVDD F1 6 VGCLK 26 GND 24
E1 6 DCLKAVDD AA1 Z36 7 R30 6 8.2K (8) VGCLK VBCLK 27 T XCL KIN GND 46
DCLKAVSS AGPVREF VBCLK PWRDW N# GND
DACAVDDC F1 8 AB1 Z38 2 R88 60
F2 0 DACAVDDC AGPRCOMP TI SN7 5LVDS84A
DACAVSSC AE1 0 R26 0
DACAVDDB E1 4 AGPAVDD1 AD1 0 VCC3 4.7K
D1 4 DACAVDDB AGPAVSS1
DACAVSSB AE9 0(0805)
AGPAVDD2 Z74 2 L2 0
AD8 VCC3
AGPAVSS2 C11 0

A A D1 0
A A D1 1
A A D1 2
A A D1 3
A A D1 4
A A D1 5
A A D0
A A D1
A A D2
A A D3
A A D4
A A D5
A A D6
A A D7
A A D8
A A D9
AA2
AGPVSSREF .1U P3
P3
P2 P2
A D6
A G1

AE4
AE3
AE2
AE1
A D5
A D4
A D1
A C4
A C3
A C2
A C5
AF3
AF2
AF1

SiS6 30S P1 P1
P0 P0
PLACE T HESE CIRCUITS CLOSE T O SiS 630 P4
P4 P5
P5
Z56 1
Z56 2
Z56 3
Z56 4
Z56 5
Z56 6
Z56 7
Z56 8
Z56 9
Z57 0
Z57 1
Z57 2
Z57 3
Z57 4
Z57 5
Z57 6
P6
VRSET VVREF P7
P7 P8
P8
C273 P9 P9
R276 P10 P1 0
.1U P1 1
T P107 T P114 T P9 1 T P103 P11 P1 2
T P11 1 T P10 5 T P10 4 T P2 140(1%) P13 P1 3
P14 P1 4
T P87 T P108 T P9 4 T P8 4 P15 P1 5
T P11 0 T P11 3 T P8 9 T P9 5 P16 P1 6
P17 P1 7

C23 9

5
6
7
8
5
6
7
8
5
6
7
8
8
7
6
5
VCOMP VCC3 VCC3 VCC3 VCC3 C29 9C321
1U
DACAVDDC L3 8 0 DACAVDDB L4 1 0 ECLKAVDD L40 0 DCLKAVDD L39 0 C C

4
3
2
1
4
3
2
1
4
3
2
1
1
2
3
4
C23 8 C23 7 C3 7 C24 3 C242 C34 C29 1 C241 C3 5 C27 2 C24 0 C3 6
0 .01U 1U 10U 0 .01U 1U 10U 0.01U 1U 10U 0.01U 1U 10U CP1 0 CP9 CP8 CP7
8P4C_C 8P4C_C 8P4C_C 8P4C_C

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
630(VGA) & LVDS
Size Document Number Rev
Cus tom 0200-07.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 7 of 31

B-7
Service Manual

VCC VCC3

L61 L62 L63


BEAD(0805) BEAD(0805) BEAD(0805)

C495 C496

C497
4.7U 4.7U
10U

U32

P[1..5] 15 25 Z766
TP183 14 D15 VDD
P5
13 D14 31
P4 Z767
P3 12 D13 AVDD
11 D12 5
P2 Z768
10 D11 DVDD 16
P1
9 D10 DVDD 30
P11
7 D9 DVDD 38
P10
6 D8 DVDD
P9
P[7..11] 4 D7
P8 D6
P7 3 C498 C499 C500 C501 C502 C503
2 D5
P17
1 D4
P16 .1U .1U .1U .1U .1U .1U
44 D3
P15
43 D2
P14 C504
42 D1
P13 47P
D0 Place close to
7005 Z805
P[13..17] 17
CSYNC TP184
CN27
L64 L65 1.2uH(0805)
21 Z795 1 2 1 2 Z799 4 5
C CRMA SLD
Place cl ose to SIS630S 1.2uH(0805)
22 Z796 2 6
Y GND SLD
D35 D36 C514 C513

AC

AC
20 R508 1 7
CVBS TP196 DA204U DA204U 150P 270P GND SLD
V GCLK R509 0 Z787 39 75 1%
(7) VGCLK XCLK 3 8
Z801
LUMA SLD
Up to 47MHz Pl ace close to
R510 Pl ace close to 7005/6 C505

C
24

A
Z798 7005/6 47P SVIDEO_CON
RSET
360 1% Z804
VCC3
37
POUT TP185
L66 L67
VBHSYNC R511 0 Z788 40 1 2 1 2
(7) VBHSYNC H
Connect to pin 19 ground 1.2uH(0805) 1.2uH(0805)
VBVSYNC R512 0 Z789 41 wi th short/wide trace.
(7) VBVSYNC V
35 C506 C507
R513
TP186 DS/BCO 150P 270P
VCC3 VCC3 75 1%
R515 34
29 AGND
Z790 Pl ace close to
RESETB 8 7005/6
DGND 18
R516 R517 10K
DGND 28
4.7K DGND
4.7K 36
DGND
ALL COMPONENTS MUST CLOSE TO SVIDEO_CON
DDC1DATA R518 0 Z791 26 19 Anal og and di gital
(7,9) DDC1DATA 27 SD GND 23
DDC1CLK R519 0 Z792 ground should
(7,9) DDC1CLK SC GND
connect to a common
ground plane

32 33
XI XO/FIN

CH7005/6

Y7
Z793 Z794

14.31818MHz+-20PPM

C511 C512
10P 10P

The two external load


capaci tors value is
eaqual to 2 x crystal
internal cap - 12.5pF

ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
Title
Chrontel CH7005 TV-OUT
Size Document Number Rev
Custom 0200-08.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 8 of 31

B-8
Schematic Diagrams

Close to LCD connector. L53 L L51 L


R0+ R271 18 RIN0+ R0+ 4 3 RIN0+ R2+ 4 3 RIN2+
(7) R0+

.
R0- R272 18 RIN0-
(7) R0- R0- 1 2 RIN0- R2- 1 2 RIN2-

.
R1+ R269 18 RIN1+
(7) R1+
R1- R270 18 RIN1-
(7) R1-
R2+ R267 18 RIN2+ L52 L L50 L
(7) R2+ R1+ 4 3 RIN1+ RCLKIN+ 4 3 RCLK+
R2- R268 18 RIN2-

.
(7) R2-
RCLKIN+ R265 18 RCLK+ R1- 1 2 RIN1- RCLK IN- 1 2 RCLK-

.
(7) RCLKIN+
RCLKIN- R266 18 RCLK-
(7) RCLK IN-
C249 C269 C251 C250 C253 C252 C255 C254
10P 10P 10P 10P 10P 10P 10P 10P
12V VCC3

Q8
VCC R256 1 6
47K D D
Panel ID SW7-1 SW7-2 SW7-3 SW7-4 2 5 LCDVCC
VMD39 VMD36 VMD33 VMD32 D D
1 12.1" SANY O TM121SV-02L04 1 0 1 0 Z390 3 4
G S
2 Samsung LT121SU-121 1 0 1 0 R255 SI3456DV
2.2K C256 C231 C230
3 ADI AA121SJ03 0 0 0 0
D Q10 .1U .1U 4.7U
4 IBM ITSV53C1 0 0 0 0
ENVDD# G S
(7) ENVDD# 2N7002
5 13.3" LG LP133X7-A2 1 1 0 0
6 Unipac UP133X01 1 1 0 0
7 Acer L133X2-1 1 1 0 0
8 Hy undai HT13X14 1 1 1 0
9 Samsung LT133X5-122 1 1 1 0
VCC3
10 14.1" Samsung LT141X5-124 1 1 1 0
SW7
11 Hy undai HT14X12 1 1 1 0 MD39 4 RN63 5 Z447 1 8
(5,6) MD39 MD36 3 6 Z446 2 7
(5,6) MD36 MD33 2 7 Z444 3 6 LCDVCC
12 LG LP141X5 1 1 0 0 (5,6) MD33 MD32 1 8 Z445 4 5
(5,6) MD32
13 NEC NL10276BC28-11E 1 1 0 0
8P4R_2.7K SW DIP-4 CN15
14 TX36D01VC0CAA 1 2
HITACHI TX36D11VC0CAA X X X X 3 4
RIN0-
15 RIN0+
5 6
Samsung LT141x5-122 7 8 RIN1-
9 10 RIN1+
ON=H=1 OFF=L=0 11 12
L26 BEAD RCLK- 13 14 RIN2-
DDC1CLK Z469 RCLK+ 15 16 RIN2+
(7,8) DDC1CLK 17 18
L29 BEAD 19 20
VCC DDC1DATA LCD CONN. 20P
(7,8) DDC1DAT A

R235 R4 C11 C15


G Q1 2.2K 2.2K
220P 220P
VSYNC R26 47 Z477 S D Z473
(7) VSYNC
VCC CN5
VCC 2N7002
8
15
L27 BEAD 7
G Q9 Z471 14
L43 BEAD 6
HSYNC R253 47 Z474 S D Z475 Z470 13 VCC
(7) HSYNC 5 16
2N7002 Z467 12
4 17
L28 BEAD 11
BLUE Z472 3
(7) BLUE L30 BEAD 10 L2
GREEN Z465 2 BEAD(0805)
(7) GREEN L31 BEAD 9
RED Z466 1
(7) RED
CRT CONN. 15P
C9 C10 C12 C13 C14 PIN18~29=GND Z464
D2 D16 D1
AC

AC

AC

33P 33P 33P 220P 220P


DA 204U DA 204U DA204U R254 C33 R237 C25 R236 C26 C16
.1U
75 33P 75 33P 75 33P
C

C
A

LAYOUT NOTE:
Make sure VIDEOGND is as clean as possible
Also, the RED,GREEN,and BLUE signal traces
should be shielded with VIDEOGND traces. ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
Title
VCC
LCD & CRT CON
Size Document Number Rev
Custom 0200-08.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 9 of 31

B-9
Service Manual

U6C
LPC PULL-HIGH
SPKR E18 LAD[0..3] (20) PLACE NEAR TO W83626F
(24) S PKR PWR_ON# E11 SPK AG4 LAD0
(23,24,29) PWR_ON# PSON# LAD0 VCC3
SUSPEND# R250 0 Z560 C7 AF4 LAD1
(16) SUSPEND# EXTSMI# B12 ACPILED LAD1 AJ4 LAD2
EXTSMI# PWRSW# E10 EXTSMI# LAD2 AE5 LAD3 RN62
(29) PWRSW#
(23) SCI
SCI R32 0 Z483 B6 PWRBTN#
RING
ACPI LPC LAD3 LAD0 1 8
WAKE# R33 0 Z484 A6 AF5 LDRQ# LAD1 2 7
(23) WAKE# ATF_INT# D13 PME# LDRQ# AH4 LFRAME# LDRQ# (20) LAD2 3 6
(2) ATF_INT# THERM# LFRAME# AG5 Z758R481 0 SERIRQ LFRAME# (20) LAD3 4 5
SIRQ SERIRQ (16,20,21)
C18 NMI RN61 8P4R_4.7K
NMI D16 SMI# NMI (1,2) LDRQ# 1 8
B7 SMI# D18 SMI# (1,2) SERIRQ 2 7
VCC3 R249 10K VR_HI/LO# KBDAT/VR-HI_LO# INTR INTR
R279 10K LO/HI# A7 B17 A20M# INTR (1,2) LFRAME# 3 6
R14 10K GV_GATE D8 KBCLK/LO_HI# A20M# A17 INIT# A20M# (1,2) 4 5
(24,26) ACIN# ACIN# R34 0 Z592 C8 PMDAT /GV_GATE
PMCLK/GP13
KBC HOST INIT#
IGNNE#
B18 IGNNE# INIT#
IGNNE#
(1,2)
(1,2)
TXD3 B8 A18 FERR# 8P4R_1K
(14) TXD3 KLOCK#/GP14/TXD FERR# C17 STPCLK# FERR# (2)
STPCLK# D17 Z555 R257 0 STPCLK# (1,2) SLP# ATF_INT# R47 10K
CPUST OP#/CPUSLP SLP# (1,2)
R48 0 CPUSTP#
CPUSTP# (3)

TXD0 C12 A8 T XEN


(14) TXD0 TXD1 D12 GP0/PREQ#3/TXD[ TXEN/GP15/SMBAL# AG3 SMBDATA T XEN (14) VDD3
(14) TXD1 TXD2 E17 GP1/PGNT#3/TXD[ SMBDAT AH3 SMBCLK SMBDATA (25)
(14) TXD2 RXER F12 GP2/LDRQ1#/TXD[ SMBUS SMCLK SMBCLK (25) SUSPEND# R251 10K
(14)
(14)
RXER
T XCLK T XCLK C10 GP3/RXER
GPIO4/VR-HI_LO#
GPIO WAKE# R252 10K
COL F14 F10 RXDV PWR_ON# R455 10K
(14) COL CRS C6 GPIO5/LO_HI# RXDV/OC0# D6 MDIO RXDV (14)
(14) CRS SPDIF E12 GPIO6/GV_GATE MDIO/OC1# MDIO (14)
(19) SPDIF D9 GP7/SPDIF H5
(14) MDC MDC GP8/MDC UV0- USBP0-
RXCLK D10 J5 USBP0+ USBP0- (15)
(14) RXCLK GP9/RXCLK UV0+ G5 USBP0+ (15)
UV1- USBP1-
H6 USBP1+
UV1+ E5 USBP2- NEAR TO SiS 630
UV2- F5 USBP2+
UV2+ E6 USBP3-
(15,18) SDAT I1 SDAT I1 B10
AC_SDIN[1]
USB UV3-
UV3+
F6 USBP3+ USBP3-
USBP3+
(15)
(15)
RN53
SDAT I0 A10 F8 USBP4- USBP2- 1 8
(15,18) SDAT I0 A13 AC_SDIN[0] UV4- E7 USBP4+ USBP2+ 2 7
(15,18) SDATO SDATO AC_SDOUT UV4+
SYNC B13 E8 USBP5- USBP1- 3 6
(15,18) SYNC
(15,18) AC_RESET# AC_RESET# D11 AC_SYNC
AC_RESET#
AC '97 UV5-
UV5+
D7 USBP5+ USBP1+ 4 5
BIT_CLK C13 A12 USBCLK
(15,18) BIT_CLK AC_BIT_CLK USBCLK48M USBCLK (3) RN4 8P4R_15K
USBP4- 1 8
C274 B2 USBP4+ 2 7
C USBVDD0 B3 USBP5- 3 6
USBVDD1 VDD3 USBP5+ 4 5

C9 RXD0 C275 C276 C277 8P4R_15K


RXD[0] B9 RXD0 (14) .1U .1U 10U
RXD[1] RXD1
E13 RXD2 RXD1 (14)
MII RXD[2]
RXD[3]
A9 RXD3 RXD2
RXD3
(14)
(14)
AUXOK A5 VDD3
(26) AUXOK SYSPWGD C4 AUXOK
SYSPWGD PWROK Y2
LANCLK25M
D5 MIICLK R287 10 Z716 3
OSC VCC
4
BATOK C5
(26) BATOK
RTCVDD
A4 BATOK
RTCVDD
RTC RESERVE2
AE7 Z400
TP85
1
NC GND
2 VCC3
AH2 Z401 TP109 C297 C278
RESERVE1 .1U
25M OSC
C518 C519 C294 C259 Z402 B4 10P
OSC32KHI
RTCVSS

100P .1U .1U .1U N2 Z486 TXD0 R28 4.7K


ENT EST
U24 VSSC
VSSD
F17 VSSA
N24 VSSB

Z398 B5
OSC32KHO TXD1 R259 4.7K
R46 10M
R296 TXD2
F13

R258 4.7K
A3

Si S630S 4.7K
Y1 SPDIF R27 4.7K
1 2

32.768KHz_DIP
C43 C260 VDD3

10P 10P
TXCLK R277 4.7K
COL R13 4.7K
EXTSMI# R336 10K CRS R231 4.7K
EXTSMI# VDD3
D17
PWROK C A SYSPWGD MDC R229 4.7K
D (2,26) PWROK SYSPWGD
Q17 F01J2E RXCLK R278 4.7K
EXTSMI G S 2N7002 R286 1.5K
(23) EXTSMI VCC1.8 TXEN R230 4.7K
R343

10K
RXER R12 4.7K
STPCLK#
Q13 STPCLK# (1,2) SUSPEND
B

2N3906(R) SUSPEND (24,25)


D21 D
Q29
VCC3 R327 300(R) Z718 Z720 E C
2N7002
SUSPEND# G S R426 10K VCC3
(16) SUSPEND#
LED(R)

CPUSTP#
Q14 CPUSTP# (3) ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
B

2N3906(R) Title
D22 630S(SOUTHBRIDGE)
R333 300(R) Z719 Z721 E C
VCC3 Size Document Number Rev
LED(R) Custom 0200-09.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 10 of 31

B - 10
Schematic Diagrams

VCC1.8

Z506 R1 09 0

C112 C1 11
1000 P .1U
U6D

REQ2# C1 D1 AD31 A D[0..31] (16,25)


REQ2# C2 P REQ#[2] AD31 E4 AD30
REQ1# P REQ#[1] AD30
REQ1#

AH15
REQ0# C3 J4 AD29
(16) REQ0# P REQ#[0] AD29 E3 AD28
AD28 U6E
K6 AD27
AD27 E2 AD26
AD26

IDEA VDD
GNT 2# D2 E1 AD25 PDD0 8 1 IDA 0 AE8 AE 17 IDB0 IDB 0 5 4 SDD0
GNT 2# GNT 1# D3 P GNT#[2] AD25 F4 AD24 PDD1 7 2 RN16 IDA 1 AE 12 IDA 0 IDB 0 AG12 IDB1 RN23 IDB 2 6 3 SDD2
GNT 1# GNT 0# D4 P GNT#[1] AD24 F2 AD23 PDD2 6 3 8P 4R_10 IDA 2 AG7 IDA 1 IDB 1 AF12 IDB2 8P 4R_10 IDB 1 7 2 SDD1
(16) GNT 0# P GNT#[0] AD23 K5 AD22 PDD3 5 4 IDA 3 A J6 IDA 2 IDB 2 AH11 IDB3 IDB 3 8 1 SDD3
AD22 F1 AD21 PDD4 8 1 AD12 IDA 3 IDB 3 AE 16 8 1 SDD5
AD21 IDA 4 IDA 4 IDB 4 IDB 4 IDB 5
G4 AD20 PDD5 7 2 RN15 IDA 5 AF6 AJ 10 IDB 5 RN36 IDB 6 7 2 SDD6
(16,25) C/B E#[0..3] C/BE#3 F3 AD20 G3 AD19 PDD6 6 3 8P4R_10 AE 11 IDA 5 IDB 5 AD15 6 3 SDD7
C/B E#[3] AD19 IDA 6 IDA 6 IDB 6 IDB 6 8P 4R_10 IDB 7
C/BE#2 H4 G2 AD18 PDD7 5 4 IDA 7 AH5 AE 15 IDB 7 IDB 4 5 4 SDD4
C/BE#1 J1 C/B E#[2] AD18 G1 AD17 PDD8 4 5 IDA 8 A J5 IDA 7 IDB 7 AG10 IDB 8 IDB 8 5 4 SDD8
C/BE#0 L1 C/B E#[1] AD17 L5 AD16 PDD9 3 6 RN14 IDA 9 AE6 IDA 8 IDB 8 AH10 IDB 9 RN34 IDB 9 6 3 SDD9
C/B E#[0] AD16 IDA 9 IDB 9

PCI
K4 AD15 PDD10 2 7 8P 4R_10 IDA 10 AG6 AF11 IDB 10 8P 4R_10 IDB 11 7 2 SDD11
INTA # N1 AD15 K3 AD14 PDD11 1 8 IDA 11 AH6 IDA 10 IDB 10 AG11 IDB 11 IDB 10 8 1 SDD10
(16) INTA # INTB # P4 INTA # AD14 M5 AD13 PDD12 4 5 IDA 12 AF7 IDA 11 IDB 11 AJ 11 IDB12 IDB 12 8 1 SDD12
(16) INTB # INTC# P5 INTB # AD13 K2 AD12 PDD13 3 6 RN21 IDA 13 AH7 IDA 12 IDB 12 AD16 IDB13 RN35 IDB 15 7 2 SDD15
INTC# INTD# P3 INTC# AD12 K1 AD11 PDD14 2 7 8P 4R_10 IDA 14 A J7 IDA 13 IDB 13 AH12 IDB14 8P 4R_10 IDB 14 6 3 SDD14
INTD# INTD# AD11 L3 AD10 PDD15 1 8 AD13 IDA 14 IDB 14 AJ 12 5 4 SDD13
AD10 IDA 15 IDA 15 IDB 15 IDB15 IDB 13
FRA ME # H3 N6 AD9
(16,25) FRA ME # H2 FRAME # AD9 L2 AD8 (13) PDD[0..15] SDD[0..15] (13)
IRDY # IRDY # AD8
(16,25) IRDY# TRDY# H1 M4 AD7 PIORDY R154 10 ICHRDY A AE 13 AH13 ICHRDYB R465 10 SIORDY
(16,25) TRDY # ST OP# J2 TRDY # AD7 N5 AD6 (13) PIORDY PIRQ R131 82 IIRQA AF9 ICHRDY A ICHRDY B AF15 IIRQB R175 82 SIRQ SIORDY (13)
(16) ST OP # ST OP # AD6 M3 AD5 (13) PIRQ PDREQ R146 82 IDREQA AG8 IIRQA IIRQB AD17 IDREQB R470 82 SDREQ SIRQ (13)
SE RR# B 11 AD5 M2 AD4 (13) PDRE Q PDDACK# R162 33 IDACKA # A J8 IDREQ[A] IDRE Q[B] AJ 13 IDACKB # R461 33 SDDACK# SDRE Q (13)

IDE
(16) SE RR# PA R M6 SE RR# AD4 M1 AD3 (13) PDDA CK # PDIOR# R156 10 IIORA# AH8 IDACK#[A] IDACK#[B] AG13 IIORB # R466 10 SDIOR# SDDA CK # (13)
(16) PA R DEV SE L# J3 PA R AD3 N4 AD2 (13) P DIOR# PDIOW# R153 22 IIOWA # AF8 IIOR#[A] IIOR#[B] AF13 IIOWB # R467 22 SDIOW# S DIOR# (13)
(16) DEV SE L# L4 DEVSEL# AD2 P6 AD1 (13) PDIOW# PDCS0# A J9 IIOW#[A] IIOW#[B] AH14 SDCS0# SDIOW# (13)
PLOCK # PLOCK # AD1 R166 33 IDECSA 0# IDE CS A#[0] IDE CS B# [0] IDECSB 0# R464 33
N3 AD0 (13) PDCS 0# PDCS1# R164 33 IDECSA 1# AF10 AJ 14 IDECSB 1# R460 33 SDCS1# SDCS 0# (13)
AJ 15 AD0 (13) PDCS 1# IDE CS A#[1] IDE CS B# [1] SDCS 1# (13)
(3) P CLK 630S PCLK630 S P CICLK
PCIRST # Z505 C11 PCIRST #
(13,16,20,25) PCIRST # R31 33 PDA1 1 8 IDS AA 1 IDS AA 0 AG9 AD18 IDSAB 0 IDS AB 0 8 1 SDA0
(13) P DA 1 PDA2 2 7 IDS AA 2 IDS AA 1 AE 14 IDS AA [0] IDS AB [0] AF14 IDSAB 1 RN24 IDS AB 2 7 2 SDA2 S DA 0 (13)
(13) P DA 2 P66CBLID 3 6 CBLIDA IDS AA 2 AD14 IDS AA [1] IDS AB [1] AG14 IDSAB 2 8P 4R_33 CBLIDB 6 3 S66CBLID S DA 2 (13)
S iS 630S (13) P66CB LID PDA0 4 5 IDS AA 0 CBLIDA AH9 IDS AA [2] IDS AB [2] AG15 CBLIDB IDS AB 1 5 4 SDA1 S6 6CB LID (13)
(13) P DA 0 CBLIDA CBLIDB S DA 1 (13)
RN22 8P 4R_ 33

S iS 630S

V CC3 V CC3

PIORDY R157 4.7K SIORDY R459 4.7K


VCC1.8
PDRE Q R155 5.6K SDREQ R458 5.6K

IIRQA R132 10K IIRQB R174 10 K


C344 C348 C315 C317 C314 C333 C327 C328 C329

0.01U 0.01U 0.01U .1U .1U .1U 10U 10U 10U

V CC3 VCC3

FRAME# R2 89 3 30
NEAR TO 630S PLOCK# R68 10K
PERR# R290 10K
V CC3 (16) PERR# RN2 8P4R_10K
RN68 8P4R_10K REQ2# 1 8
C332 C362 C345 C352 C361 C358 C293 C/BE#0 1 8 REQ1# 2 7
C/BE#1 2 7 REQ0# 3 6
0.01U 0.01U 0.01U 10U 10U 10U 10U C/BE#2 3 6 4 5
C/BE#3 4 5
RN52 8P4R_10K
RN7 8P4R_10K GNT0# 1 8
INT B# 1 8 IRDY# 2 7
INT A# 2 7 GNT2# 3 6
INT C# 3 6 GNT1# 4 5
INT D# 4 5
RN3 8P4R_10K
STOP# 1 8
PA R R201 10K DEVSEL# 2 7
SERR# 3 6
TRDY# 4 5

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
630S(PCI/IDE)
Size Document Number Rev
Custom 0200-10.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 11 of 31

B - 11
Service Manual

VCC1.8 VCCT
V CC3

GTLVTT R285 R(1206)

R274 0(1206)
VCC3 V CC3

AA8
AA9
AB8
AB9

H19
H20
H21
H22

K22

M22
J21
J22

L22
W8
W9
Default : 1-2

N8
P8
P9
U8
V8
V9

Y8
Y9
GTLVTT
AA11 L13
OV DD V SS

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

GTLVTT
GTLVTT
GTLVTT
GTLVTT
GTLVTT
GTLVTT
GTLVTT
GTLVTT
GTLVTT
C310 1U AA12 L14
C339 .1U C342 .1U AA13 OV DD V SS L15
AA18 OV DD V SS L16
AA19 OV DD V SS L17
C309 1U AA20 OV DD V SS M12
C343 .1U C341 .1U AA22 OV DD V SS M13
AB12 OV DD V SS M14
AB19 OV DD V SS M15
C288 .1U AB21 OV DD V SS M16
C340 .1U C326 .1U AB22 OV DD V SS M17
H10 OV DD V SS M18
H17 OV DD V SS N11
C289 .1U J11 OV DD V SS N12
C290 .1U C292 .1U J12 OV DD V SS N13
J9 OV DD V SS N14
K8 OV DD V SS N15
K9 OV DD V SS N16
M9 OV DD V SS N17
U21 OV DD V SS N18
U22 OV DD V SS N19
V21 OV DD V SS P14
V22 OV DD V SS P15
W21 OV DD V SS P18
W22 OV DD V SS P19
VCC1.8 Y21 OV DD V SS R14
VCC3 OV DD V SS R15
V SS T14
AB10 V SS T15
AB11 PV DD V SS U14
AB13 PV DD V SS U15
.1U AB18 PV DD V SS V14
C347 C346 .1U PV DD V SS
C319 .1U C318 .1U AB20 V15
H11
H12
PV DD
PV DD
POWER V SS
V SS
W13
W14
C312 .1U C311 .1U C350 .1U H18 PV DD V SS W15
C331 .1U J18 PV DD V SS
L8 PV DD P16
C364 .1U M8 PV DD VS SD P17
C313 .1U C316 .1U N22 PV DD VS SD R16
C351 .1U T22 PV DD VS SD R17
VCC1.8 Y22 PV DD VS SD R18
C330 PV DD VS SD R19
.1U .1U VS SD T16
C349 VS SD
C363 .1U AA10 T17
C521 330U AA14 IV DD VS SD T18
AA17 IV DD VS SD T19
AA21 IV DD VS SD U16
AB14 IV DD VS SD U17
AB17 IV DD VS SD U18
H13 IV DD VS SD U19
H16 IV DD VS SD V16
J10 IV DD VS SD V17
J13 IV DD VS SD V18
J16 IV DD VS SD W16
J17 IV DD VS SD W17
J19 IV DD VS SD
J20 IV DD P11
K21 IV DD VS SQ P12
L21 IV DD VS SQ P13
L9 IV DD VS SQ R11
M21 IV DD VS SQ R12
N21 IV DD VS SQ R13
N9 IV DD VS SQ T11
T21 IV DD VS SQ T12
U9 IV DD VS SQ T13
VDD3 IV DD VS SQ U11
VS SQ U12
VDD3 H9 VS SQ U13
AUX3.3V VS SQ V12
VS SQ V13
C246 C244 C245 VDD1.8 J8 VS SQ
AUX1.8V
10U 1U 0.01U

U6F
Si S630S_3
VDD1.8

C296 C295 C320


10U 1U 0.01U

ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
Title
630S(POW ER)
Size Document Number Rev
Custom 0200-11.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 12 of 31

B - 12
Schematic Diagrams

VCC R363 10 K
VCC
R362 10 K

14
U23A
74HCT 08 L22
T he components should be close to the connector.
HDDDASP# 1
VCC 3 IDELED# HDD_VCC VCC
CDDASP# 2 BEAD(1206)

R25 C173 C174 C191 +

7
C192
10 K .1U .1U 10U 100U/10V
SW1 VCC VCC

3 1 COVER_SW# VCC

4 2 R365 R364

14
2.2K 47K COVER_SW# 4
COVER CLOSE SW. 4P C31 6 PANEL
Z539 5
.1U
U23B

D
74HCT 08

7
Q18 L60
T he components should be close to the connector.
ENABKKL G 2N7002
(7) ENABKKL CD_VCC VCC
BEAD(1206)

S
C470 C471 C472 +
C222
.1U .1U 10U 10U
R129 0 CN16
HDDRST # PDD[8..15]
(11,16 ,20,25) PCIRST # PDD7 1 2 PDD8
PDD6 3 4 PDD9
PDD5 5 6 PDD10
PDD4 7 8 PDD11
PDD3 9 10 PDD12
PDD2 11 12 PDD13
PDD1 13 14 PDD14
PDD0 15 16 PDD15
PDD[0..7] 17 18 VDD
PDREQ 19 20 VCC
(11) PDREQ PDIOW# 21 22 CN21
(11) PDIOW# PDIOR# 23 24
(11) PDIOR# PIORDY 25 26 PCSEL
(11) PIORDY 27 28 1
(11) PDDACK# PDDACK# 29 30 2
PDIRQ Z307 IMDAT A
(11) PIRQ 31 32 TP7 (23) IMDAT A IMCLK 3
R163 33 (11) PDA1 PDA1 33 34 P66CBLID P66CBLID (11) (23) IMCL K 4
(11) PDA0 PDA0 35 36 PDA2 PDA2 (11) R152 (24) BAT LED# BAT LED# 5
R165 (11) PDCS0# PDCS0# 37 38 PDCS1# PDCS1# (11) 470 (24) PWRLED# PWRLED# 6
10 K HDDDASP# CHRLED#
39 40 (24) CHRLED# 7
41 42 HDD_VCC 8
43 44 C476 C477
45 46 T/P X CHR LED 8P
47 48
HDD_VCC 49 50 33P 33 P
HDD c onn. 50P

R130 0 PDD[0..15]
CDRST# PDD[0..15] (11)
(1 1,16,20 ,25) PCIRST #
SDD[0..15]
SDD[0..15] (11)

CN20 VCC CN12

CD_L CD_R L48 BEAD(1206) Z319 1


(18) CD_L 1 2 SDD[8..15] CD_ R (18) BRIGADJ L45 BEAD Z318 2
3 4 SDD8 (23) BRIGADJ PANEL L46 BEAD Z317 3
R472 SDD7 5 6 SDD9 R471 PANEL 4
10 K SDD6 7 8 SDD10 10 K SCROLED#
SDD5 9 10 SDD11 (23) SCROLED# CAPLED# 5
SDD4 11 12 SDD12 (23) CAPLED# NUMLED# 6
SDD3 13 14 SDD13 (23) NUMLED# 7
15 16 (21) FDDLED# FDDLED# 8
SDD2 SDD14 C248 IDELED#
SDD1 17 18 SDD15 .1U C265 C266 Z316 9
SDD0 19 20 SDREQ .1U .1U 10
SDD[0..7] 21 22 SDIOR# SDREQ (11)
SDIOW# 23 24 SDIOR# (11) INVERTER 10P
(11) SDIOW# SIORDY 25 26 SDDACK#
(11) SIORDY SDIRQ 27 28 SDDACK# (11)
(11) SIRQ R463 33 29 30 Z304 TP180 L44
SDA1 S66CBLID BEAD(0805)
(11) SDA1 31 32 S66CBLID (11)
(11) SDA0 SDA0 33 34 SDA2 SDA2 (11)
R462 (11) SDCS0# SDCS0# 35 36 SDCS1# SDCS1# (11)
10K CDDASP#
37 38
39 40
CD_VCC 41 42 CD_VCC
43 44
SCSEL 45 46
TP20 Z306 47 48 Z305
49 50 TP21
R450
470
CD-ROM conn. 50P
PINGND1..2 =GND ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Tit le
IDE
Size Document Number Rev
Cus tom 0200-12.SCH 71-22C00-D02 A

Date: Monday, March 05, 2001 Sheet 13 of 31

B - 13
Service Manual

VDD3
C69 5P REF_IN

L17

P0AC

P1CL
P2LI

P3TD

P4RD
Y3 PVCC3 1 2
25M PVCC3
BEAD(1206)
C70 5P REF_OUT C103 C102 C82 C83 C67
.1U .1U .1U .1U .1U

VDD3 PVCC3
CRS R65 22 Z12
(10) CRS COL Z13
(10) COL R66 22

49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
U7
T XD3 8 RN5 1 Z14 VDD3
(10) T XD3 7 2
T XD2 Z15

CRS
(10) T XD2

P0AC

P3TD

P4RD
P2LI
VSS_D
VSS_R
COL

P1CL
REF_IN

VSS_T

VDD_T
VDD_IO

VDD_IO

VSS_IO
T XD1 6 3 Z16 VDD3

REF_OUT
(10) T XD1 T XD0 5 4 Z17 PVCC3
(10) T XD0
8P4R_22
TXEN R74 22 48 1 NOD/REP C68 C106 C105 C71
(10) TXEN 47 T XD3 NOD/REP 2
TXCLK 46 T XD2 10/100SEL 3 TP_CP .1U .1U .1U .1U
(10) TXCLK R86 22 T XD1 TP_CP
45 4
44 T XD0 VSS_T 5
Z18 TXEN TP_TX+ LTX+
Z19 43 6 LTX-
R84 TXER 42 TXCLK TP_TX- 7
41 TXER VDD_T 8
1K 40 RXTRI VDD_R 9
VSS_IO 10TCSR 10TCSR
Z20 39 10 100TCSR
Z21 38 RXER 100TCSR 11
37 RXCLK VSS_R 12
RXER Z22 36 VDD_IO VSS_R 13 LRX+
(10) RXER R85 22 RXDV TP_RX+
35 14 LRX- SET PHY
34 RXD0 TP_RX- 15
(10) RXCLK RXCLK R101 22 RXD1 VDD_R SET TRANSMIT TING DRIVING CURRENT ADDRESS=00001
33 16
RXDV RXD2 VDD_R VDD3
(10) RXDV R100 22

RESETN
DPXSEL
VSS_IO
R118 2K(1%) P0AC R67 1K

HW/SW
VSS_D

VDD_D

VSS_R

VSS_R
ANSEL
RXD3

LOCK

LSTA
10TCSR (ADD0)

MII/SI
MDIO
MDC

NC
P1CL R64 1K
RN9 ICS1893 (ADD1)
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
RXD0 4 5 Z23 C122 C
(10) RXD0 3 6
(10) RXD1 RXD1 Z24 R82 12.1K P2LI R55 1K
RXD2 2 7 Z25 (ADD2)
(10) RXD2 RXD3 1 8 Z26 VDD3
(10) RXD3 VDD3 R83 1.54K(1%) P3TD R63 1K
8P4R_22 100TCSR (ADD3)
VDD3
RESET - R94 10K P4RD R54 1K
HW/SW

MII/SI

(ADD4)
C94 C
R98
1.5K C104
.1U
VDD3
(10) MDC MDC R99 22 Z27
MDIO R97 22 Z28
(10) MDIO

LRX+
LRX+

R52
C55 CN2
NEAR TO 1893 61.9(1%)
C U20 1
Z663 1 16 RD+
2 RX+ RD+ 14 Z78
VDD3 C54 Z263 3 RX- RDC 15 RD- 2
RXC RD-
R53 C53 C 3
.1U TP43 Z264 4 13 Z518 TP22
1.HW/SW=1 HW/SW 61.9(1%) NC NC R18 0(R)
R96 1K 4
SWMODE
LRX- R19 0(R)
2.MII/SI=0 MII/SI LRX- LTX+ 7 10 TD+ 5
R95 1K LTX+ TX+ TD+
MII MODE 6 11 Z79
LTX- 8 T XC T DC 9 T D- 6
LTX- TX- TD-

Z656
3.NOD/REP=0 NOD/REP R62 1K Z262
5 12 7 9
NODE OPERATION TP44 Z517 NC NC Z579 TP23
R60 R61 8 10
H0009
61.9(1%) 61.9(1%) R8 R9 R41 R40 LAN RJ-45 8P
10/100SEL: 10/100MHZ INDECATED TP_CP 75 75 75 75
LOW=10 BASE-T , RING RING (15)
HIGH=100BASE-T Z664 C52 TIP TIP (15)
Z80
DPXSEL: HALF OR FULL INDECATED C66 C
LOW=HALF-DUPLEX,
HIGH=FULL-DUPLEX .1U C21
L7 BEAD(1206)
ANSEL: AUTO-NEGOTITATION INDECATED
LOW=DISABLE, 1000P(1210)2KV
HIGH=ENABLE
ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Title
LAN PHY
Size Document Number Rev
Custom 0200-13.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 14 of 31

B - 14
Schematic Diagrams

L13 BEAD(1206) F2 L12 BEAD(1206) F1


VCC Z521 VCC Z522
R262 470K US BVCC0 US BVCC1
USBVCC0 POLYFUSE POLYFUSE
C49 C48 SMDC110 C46 C47 SMDC110
0.01U 10U 0.01U 10U

R261 560K
OC0#
OC0#

C267 0.01U

USBVCC1 USBVCC0

L49 L47

BEAD(1206) BEAD(1206) CN4

Z1 1
VCC
USBP0- R3 22 Z324 L1 0 Z3 2
(10) USBP0- 1DATA-
R263 470K
USBP0+ R232 22 Z323 L25 0 Z85 3
USBVCC1 (10) USBP0+ 1DAT A+
4
C8 C224 GND
R264 560K R233 R2 C225 C7
OC1# 47P(R) 47P(R) 15K 15K 47P 47P
OC1# 5
Z523 VCC
USBP3- R238 22 Z325 L32 0 Z86 6
(10) USBP3- 2DATA-
C268 0.01U
USBP3+ R11 22 Z326 L6 0 Z2 7
(10) USBP3+ 2DAT A+
8
C227 C24 GND
R10 R239 C23 C228
47P(R) 47P(R) 15K 15K 47P 47P USB CON 8P

VCC3 VDD3 VCC

CN18 VCC
T P12 Z533 1 2 Z528
MONO_OUT AUDIO_PD T P14
3 4 MODEMSPK
5 GND MONO_PHONE 6 MODEMSPK (18)
T P11 Z534 AUXR R_D Z527 T P13
T P10 Z535 7 8 R354
9 AUXL GND 10 10K(R)
11 CDGND VCC 12
T P15 Z536 CD_R R_D Z526 TP166 CN14
T P16 Z537 13 14 Z525 TP167 HRT XRX N R7 0 RING
15 CD_L R_D 16 Z530 1 HRT XRX P R20 0 TIP RING (14)
17 GND P_DN 18 2 TIP (14)
19 3.3V VCC 20 MDC 2P
21 GND GND 22
3.3V SYNC SYNC SYNC (10,18)
SDAT O 23 24 SDATI1 R355
(10,18) SDAT O A C_RESET# R370 0 MDC_RESET# 25 SDATA_O SDATA_INB 26 Z524 SDATI0 SDATI1 (10,18) 0
(10,18) AC_RESET# 27 RESET# SDATA_INA 28 0(R) SDATI0 (10,18)
GND GND R353
T P17 Z529 29 30 BIT_CLK
MCLK BCLK BIT_CLK (10,18)
MDC CON 30P

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Title
USB & MDC CON
Size Document Number Rev
Custom 0200-14.SCH A
71-22C00-D02
Date: Friday, November 10, 2000 Sheet 15 of 31

B - 15
Service Manual

V CC R484 0(R) R485 0


CN23
B _V CC VCC3_A UX B _V CC
C159 C143 C158 C206 C142 C207 C186 C185 C170 C144 C157 C200
B_ CD0 30 17
.1U .1U .1U .1U .1U .1U .1U .1U .1U .1U 10U 10U B_ CD1 31 A3 0 V CC 51
B_ CD2 32 A3 1 V CC

W13
E11
A15
H15

R19
P14

A12
H19

R10

M14

A13
L15

J18
F17
A3 2

W5

W7
A5

R9

M5

E1

V6
M1

E7

G1

P3

B9
A7
2

J5

L2
U15 B_ CD3 A2 C371
P CI4410BGA B_ CD4 3
AD[0..31] B_ CD5 4 A3 .1U

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCL
(11,25) AD[0..31] A4

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

VCCI
V CCCB
V CCCB

VCCP
VCCP
AD31 J1 C9 B_CD0 B_ CD6 5
J2 AD31 D0/CA D27 E9 B_CD0 6 A5
AD30 B_CD1 B_ CD7
AD29 J3 AD30 D1/CA D29 B8 B_CD2 B_CD1 B_ CD8 64 A6 B _V PP
J6 AD29 D2/CRS VD L18 B_CD2 65 A6 4
AD28 AD28 D3/CAD0 B_CD3 B_CD3 B_ CD9 A6 5
AD27 K1 L14 B_CD4 B _CD10 66 18
AD26 K2 AD27
AD26
GROUND POWER D4/CAD1
D5/CAD3
K18 B_CD5
B_CD4
B_CD5
B _CD11 37 A6 6
A3 7
V PP1
V PP1
52
AD25 K3 K15 B_CD6 B _CD12 38
K5 AD25 D6/CAD5 J19 B_CD6 39 A3 8
AD24 AD24 D7/CAD7 B_CD7 B_CD7 B _CD13 A3 9 C372
AD23 L3 F9 B_CD8 B _CD14 40
AD22 L6 AD23 D8/CA D28 A8 B_CD9 B_CD8 B _CD15 41 A4 0 .1U
L5 AD22 D9/CA D30 C8 B_CD9 A4 1
AD21 AD21 D10/CA D31 B_CD10 B_CD10
AD20 M2 L17 B_CD11
AD19 N1 AD20 D11/CAD2 K19 B_CD12 B_CD11 B_CA 0 29
AD18 N2 AD19 D12/CAD4 K17 B_CD13 B_CD12 B_CA 1 28 A2 9
N3 AD18 D13/CAD6 K14 B_CD13 27 A2 8
AD17 AD17 D14/CRSVD B_CD14 B_CD14 B_CA 2 A2 7
AD16 N6 J17 B_CD15 B_CA 3 26
AD15 U5 AD16 D15/CAD8 B_CD15 B_CA 4 25 A2 6
R6 AD15 24 A2 5
AD14 AD14 B_CA 5 A2 4
AD13 P7 C11 B_CA0 B_CA 6 23
AD12 V5 AD13 A 0/CA D26 B11 B_CA1 B_CA 0 B_CA 7 22 A2 3
U6 AD12 A 1/CA D25 A11 B_CA 1 B _V CC 12 A2 2
AD11 AD11 A 2/CA D24 B_CA2 B_CA 2 B_CA 8 A1 2
AD10 R7 C12 B_CA3 B_CA 9 11
W6 AD10 A 3/CA D23 B13 B_CA 3 8 A1 1
AD9 B_CA4 B _CA10
AD8 P8 AD9 A 4/CA D22 C13 B_CA5 B_CA 4 B _CA11 10 A8
AD7 V7 AD8
AD7
PCI A 5/CA D21
A 6/CA D20
A14 B_CA6
B_CA 5
B_CA 6 R142 B _CA12 21 A1 0
A2 1
AD6 R8 C14 B_CA7 R B _CA13 13
AD5 U8 AD6 Interface A 7/CA D18 F19 B_CA8 B_CA 7 B _CA14 14 A1 3
AD4 V8 AD5
AD4
PC CARD A8/CC/B E1#
A 9/CA D14
G17 B_CA9
B_CA 8
B_CA 9 R143 47 B _CA15 20 A1 4
A2 0
AD3 W8 J15 B_CA10 B _CA16 Z11 19
AD2 W9 AD3
AD2
Interface A 10/CAD9
A11/CA D12
G19 B_CA11 B_CA10
B_CA11
B _CA17 46 A1 9
A4 6
AD1 V9 F13 B_CA12 B _CA18 47

(11,25) C/B E#[0..3]


C/B E#[0..3]
AD0 U9 AD1
AD0 PCI4410 A12/CC/BE2#
A13/CPAR
A1 4/CP ERR#
G15
F14
B_CA13
B_CA14
B_CA12
B_CA13
B_CA14 (17)
R125
R
B _CA19
B _CA20
48
49
A4 7
A4 8
A4 9
C/B E#3 K6 C15 B_CA15 B _CA21 50
P1 C/BE3# A15/CIRDY # D19 B_CA15 (17) 53 A5 0
C/B E#2 C/BE2# A 16/CCLK B_CA16 B_CA16 B _CA22 A5 3
C/B E#1 W4 G14 B_CA17 B _CA23 54
C/B E#0 U7 C/BE1# A17/CA D16 F18 B_CA18 B_CA17 B _CA24 55 A5 4
C/BE0# A 18/CRSVD E19 B_CA18 56 A5 5
VCC3_A UX R189 0(R) GRST # A19/CBLOCK# B_CA19 B_CA19 (17) B _CA25 A5 6
R190 0 V11 E18 B_CA20
M3 GRST # A20/CST OP# E17 B_CA20 (17) 60
PCIRST # B_CA21 B _INPACK
(11,13,20,25) PCIRST # FRA ME# P2 PRST # A21/CDE VSEL# A16 B_CA22 B_CA21 (17) B _IORD# 44 A6 0
(11,25) FRAME # N5 FRAME # A2 2/CT RDY # E14 B_CA22 (17) 45 A4 4
(11,25) IRDY # IRDY# IRDY # A23 /CFRAME # B_CA23 B_CA23 B_IOWR# A4 5
T RDY# R1 B15 B_CA24 B_OE # 9
(11,25) T RDY # DE VSEL # P6 T RDY# A24/CA D17 B14 B_CA25 B_CA24 B _WE # 15 A9
(11) DEVSEL# R2 DEVSEL# A25/CA D19 B_CA25 33 A1 5
(11) S T OP # ST OP# ST OP# B _WP # A3 3
PE RR# P5 E12 B_INPA CK B_WAIT # 59
(11) P ERR# SE RR# R3 PERR# INPACK#/CREQ# H14 B_IORD# B_INPACK (17) B _REG# 61 A5 9
(11) S ERR# PAR T1 SERR# IORD#/CAD13 G18 B_IOWR# B_IORD# B_RDYBY # 16 A6 1
(11) PAR H2 PAR IOWR#/CAD15 H17 B_IOWR# 58 A1 6
(11) RE Q0# RE Q0# REQ# OE#/CA D11 B_OE# B_OE # B _RESET A5 8
GNT0# H1 F15 B_WE#
(11) GNT0# PCLK TI M6 GNT # WE#/CGNT # F10 B_WP# B_WE #
(3) PCLK TI PCLK WP(IOIS16#)/CCLKRUN# B10 B_WP # (17) 63
WAIT #/CS ERR# B_WAIT # B_WAIT # (17) R12 0 6.34K(1%) B_BV D1# A6 3
T I_PME # P9 B12 B_REG# B_BV D2# 62
(17,23) T I_P ME# SUSPEND# W12 RI_OUT #/P ME# REG#/CC/B E3# A10 B_RDY BY# B_REG# R11 9 1M B _CD1# 36 A6 2
(10) S USPE ND# L1 SUSPEND# READY(IREQ#)/CINT # F12 B_RDYBY # (17) 67 A3 6 1
VCC3_A UX R208 10K IDSE L RE SET /CRST # B_RES ET B_RESET (17) B _CD2# A6 7 GND
AD21 R171 10 0 Z203 P HY3V Z724 Z725 B _CE1# 7 34
(11) A D21 A7 GND
INTA# R491 0 Z820 V13 B _CE2# 42 35
(11) INTA# INTB# R492 0 Z821 U13 INTA # E10 B_BVD1# B_VS 1 43 A4 2 GND 68
(11) INTB# R12 INTB # BVD1 (S T SCHG#/RI#)/CST SCHG C10 B_BV D1# (17) 57 A4 3 GND
(17) LED_SKT LED_S KT LED_SKT BVD2(SP KR#)/CAUDIO B_BVD2# B_BV D2# (17) B_VS 2 A5 7
L19 B_CD1#
ZVS EL0# W10 CD1#/CCD1# A9 B_CD2# B_CD1# (17)
(17) ZVS EL0# V10 MF0/INTA # CD2#/CCD2# J14 B_CD2# (17)

25
26
61
62

30
31
42
51
52

56

40
41
PHYSDA TA B_CE1# U4 PCMCIA CON 68P
(17) P HYS DATA P10 MF1/ZVS EL0#/S DA CE1#/CC/BE0# H18 B_CE1#
PC_RING# B_CE2#
(22) PC_RING# S ERIRQ W11 MF2/PC_RING# CE2#/CA D10 F11 B_VS1 B_CE2#

R0
R1
MF3 /S ERIRQ VS 1#/CVS1 B_VS 1 (17)

DVDD
DVDD
DVDD
DVDD

AVDD
AVDD
AVDD
AVDD
AVDD

PVDD
(10,20,21) S ERIRQ PHYSCLK U11 E13 B_VS2
(17)
(17)
P HYS CLK
ZVS EL1#
ZV SEL1# P11 MF4/ZV SEL1#/SCL
MF5 /LED_SKT
Miscellaneous VS 2#/CVS2 B_VS 2 (17)
ISO#
23 P HYISO# R13 7 4.7K P HY3V
Z759 R11 24 P HYCPS R14 0 390K B+
MF6 /CLK RUN# B6 P HY_D0 6 CPS 3 Z812 C109 .1U
U10 P HY_DA TA0 C6 7 DATA 0 CNA T PGND
SPK ROUT SPK ROUT P HY_DA TA1 P HY_D1 DATA 1
(24) SPK ROUT F6 P HY_D2 8
VPPD0 V12 P HY_DA TA2 B5 P HY_D3 9 DATA 2 14 P HYCNA R87 220
(17) V PPD0 VPPD1 U12 VPPD0 P HY_DA TA3 E6 10 DATA 3 PWRDN 53 T PGND
(17) V PPD1 VPPD1 P HY_DA TA4 P HY_D4 DATA 4 RESET # Z235 C107 .1U
C5 P HY_D5 11
(17) V CCD0#
VCCD0# M18
VCCD0#
PHY P HY_DA TA5
P HY_DA TA6
A4 P HY_D6 12 DATA 5
DATA 6 T ES TM
27
P HY3V
VCCD1# M19 D1 P HY_D7 13 28 Z813 R138 1K
(17) V CCD1# VCCD1# ZV_PORT P HY_DA TA7 DATA 7 SE
SM
29 Z814 R141 1K T PGND
C7 P HY_CTL0 4
R473 R474 R207 Interface PHY _CTL0
PHY _CTL1
F7 P HY_CTL1 5 CTL0
CTL1 PC0
20 Z815 R123 4.7K
B7 P HY_CLK R103 10 2 21 Z816 R136 R
PHY_CLK E8 1 PHYCLK/49.152M PC1 22
P HY_REQ Z817 R139 R
10K PHY_LREQ A6 PHY_LKON R106 1K 19 LREQ PC2 R122 R P HY3V
ZV _V SYNC
ZV _S DATA

PHY_LINK ON C/LK ON
ZV_LRCLK

43k 43k F8 P HY_LPS 15 R121 220


ZV _HREF
ZV _S CLK
ZV _MCLK
ZV _P CLK

PHY_LPS LPS T PGND


ZV_UV0
ZV_UV1
ZV_UV2
ZV_UV3
ZV_UV4
ZV_UV5
ZV_UV6
ZV_UV7

R124 220
ZV _Y 0
ZV _Y 1
ZV _Y 2
ZV _Y 3
ZV _Y 4
ZV _Y 5
ZV _Y 6
ZV _Y 7

P13 RSVD
RSVD

R486 0(R) Z761 34 T PB 1-


VCC3_A UX T PB1- T PB1- (17)
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R
P_R

R107 10K 35 TPB1+


TP B1+ 36 TPB1+ (17)
Z761 T PA1- T PA 1- T PA1- (17)
W14

W15

W16
P19
N18
M17
N19
M15

V14

R13
U14
V15
R14
U15

T19

R17
N14
P15
P17
R18
N15
P18
N17

P12

37 TPA1+
E3
G6
E2

G5

H6
G3
G2
H5
H3
F5

F3
F2

F1

T PGND TP A1+ 38 T PB IAS1 TPA1+ (17)


55 T PBIAS 1 T PBIAS1 (17)
Z726 FILT ER1
C108 Z727 54 43 Z818 R105 1K
.1U(K%) FILT ER0 T PB2- 44 Z819 R104 1K
Z728 60 TP B2+ 45
T
T
T
T
T
T
T

T
T
T
T
T
T
T
T

T
T
T
T
T
T
T
T

T
T

T
T
T
T
T
T
T
T
T
T
T
T
T

1394CLK 59 XO T PA2- 46 T
V CC3 (18) 1394CLK R102 R Z729 XI TP A2+ T
DGND
DGND
DGND
DGND

AGND
AGND
AGND
AGND
AGND
AGND

PGND
PGND
PHY3V 47
T PBIAS 2 T T PGND
Y4
L18 BLM21P221S GPT M00-03 1 2
JP2 SHORT T SB 41LV0 1
17
18
63
64
32
33
39
48
49
50

57
58
C56 C73 C301 C84 C74 C57 C300 C96 24.576MHz
ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
.01U .01U .01U .1U .1U .1U .1U 4.7U C95 C72 T itle
10P 10P
T PGND PCMCIA & PHY
Size Document Number Rev
T PGND T PGND Custom 0200-15.SCH A
T PGND 71-22C00-D02
Date: Monday, March 05, 2001 Sheet 16 of 31

B - 16
Schematic Diagrams

H26 H25 H1 H2 H3 H6 H7 H18 H19


R151 0(1206) HoleC158D158 Hol eC158D158 HoleC158D158 HoleC158D158 O90X130D40X87 Hole oblong Holeoblong HoleC55D55 HoleC55D55
VCC3 VCC3_ AUX
U12
2 8
IN OUT
R173 10K(R) 3 7
IN OUT C146
T I_PME# 4 6
(16 ,23) T I_PME# EN OUT .1 U
C172 1 5 H11 H14 SS1
GND OC#
HoleC120D87A HoleC120D87A Hole197D91
.1 U T PS2032(R)

1 RN20 8 B_VS2
2 7 B_VS2 (16)
VCC3_ AUX B_CD2# B_CD2# (16) FD5 FD3 FD16 FD19 FD20 FD22 FD21 FD18 FD17 FD2 FD8 FD11
3 6 B_CD1# C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1
R172 43K B_WP# 4 5 B_VS1 B_CD1# (16)
B_VCC B_WP# (16) B_VS1 (16)
8P4 R_43 K C171
1 RN19 8 B_RDYBY# C145

1
2 7 B_WAIT # B_ RDYBY# (16) .1U(R)
3 6 B_BVD2# B_WAIT # (16) VCC3_ AUX .1U(R)
4 5 B_BVD1# B_BVD2# (16)
B_BVD1# (16)
8P4 R_43 K FD12 FD13 FD9 FD4 FD6 FD7
C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 FD10 FD1 FD14 FD15 FD24 FD23
RP10 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1 C-MARK1
10 1 B_INPACK R209 R206
5 2 B_RESET B_INPACK (16)
3 B_CA22 B_RESET (16) 47 K 47K

1
4 B_CA15 B_CA22 (16)

1
6 B_CA15 (16)
B_CA21 B_CA21 (16) ZVSEL0# ZVSEL0# (16)
7 B_CA20 ZVSEL1#
8 B_CA14 B_CA20 (16) LED_ SKT ZVSEL1# (16)
9 B_CA19 B_CA14 (16) L ED_ SKT (16)
B_CA19 (16)
R210 H13 H12 H9 H10 H24 H20
10P8 R_43 K 2 9 2 9 2 9 2 9 2 9 2 9
3 8 3 8 3 8 3 8 3 8 3 8
47K 4 1 7 4 1 7 4 1 7 4 1 7 4 1 7 4 1 7
5 6 5 6 5 6 5 6 5 6 5 6

Hole C237 D107 B HoleC237D107A HoleC237D107A Hole C237 D107 B HoleC237D110 HoleC217D110

12 V U16
9
12 V 11
BVCC B_ VCC H22 H17 H16 H8 H5 H4
C190 12 2 9 2 9 2 9 2 9 2 9 2 9
BVCC 13 C188 C187 3 8 3 8 3 8 3 8 3 8 3 8
.1U BVCC 4 7 4 7 4 7 4 7 4 7 4 7
1 1 1 1 1 1
.1U 4.7 U 5 6 5 6 5 6 5 6 5 6 5 6
VCC
HoleC237D110 HoleC237D110 Hol eC237D110 HoleC237D110 HoleC237D110 HoleC237D110
5
6 5V 10
VCC3 5V BVPP B_ VPP
C215 C214
C189
4.7U .1 U 3
4 3.3V .1U
3.3V H15 H23 H21
C212 C213 2 9 2 9 2 9
3 8 3 8 3 8
4.7U .1 U 1 VCCD0# 4 1 7 4 1 7 4 1 7
VCCD0# 2 VCCD1# VCCD0# (16) 5 6 5 6 5 6
VCCD1# 15 VPPD0 VCCD1# (16)
VPPD0 14 VPPD0 (16)
VPPD1 VPPD1 VPPD1 (16) HoleC217D110 HoleC237D110 HoleC237D110
D3
8 F1J4(2A)
R191 OC# 7 A C Z735 C30 0.1u
Z217 16 GND B+
VCC3_ AUX SHDN#
TPS2211
10 K
L9 L
4 3 Z731

.
1 2 CN8

.
1 7
R482 0 R483 0(R) VPP2 GND
VCC3_AUX VCC TPB1- R24 30 Z732 VGND
3 8
Z756 (16) TPB1- T PB1+ R23 30 T PB#
4 GND
(16) T PB1+ TPB5 9
(16) TPA1- TPA1- R22 30 Z733 T PA# GND
C210 C211 T PA1+ R21 30 Z734 6
R200 R199 (16) T PA1+ TPBIAS1 TPA
.1 U 1U (16) TPBIAS1 1394_CON
2.7K 2.7K R42 R43 R44 R45 L8 L CN16 PIN 10 ~ 17 : TPGND
56.2_1% 56.2_1% 4 3
U18 56.2_1% 56.2_1%

.
8 1
7 VCC AD0 2 Z730 1 2

.
PHYSCL K 6 WE# AD1 3
(16) PHYSCL K PHYSDAT A 5 SCL AD2 4
(16) PHYSDAT A SDA GND R273
S-24C02 C270 4.7K C271
1U(0805)(K%) 220P

TPGND ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.


Tit le
PCMCIA POWER
TPGND Size Document Number Rev
Cus tom 0200-16.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 17 of 31

B - 17
Service Manual

L21 BEAD(0805)
VCC3 DACVCC3

C151 C137 C136


R135 0(0805) .1U .1U 10U
DACVCC3

C138 C130 C115

.1U .1U 4.7U

U11 R477 20K


R112 R(0805) DACGND
R113 1(0805) Z87 C479 0.01U C176 0.01U R184 20K
DACVCC DACGND DACGND DACGND
Z88 1 12 Z105 C161 .1U Z106 R183 1K Z107 R182 20K
9 DVDD1 PC_BEEP 13 Z110 C162 .1U Z757 R478 20K LBP (24)
DVDD2 PHONE MODEMSPK (15)
C116 C167 C184 21 MIC1
MIC1 35 MIC1 (19)
LINE_OUT_L SOUND_L
.1U .1U 10U 25 36 SOUND_R SOUND_L (19)
38 AVDD1 LINE_OUT_R SOUND_R (19)
DACGND AVDD2
AUDCLK 2
(20) AUDCLK XTL_IN R186 1K
1394CLK R149 22 Z327 3 R187 1K DACGND
(16) 1394CLK XTL_OUT
SDATO 5 18 Z108 C179 1U Z118 R185 4.7K CD_L
(10,15) SDATO SDATA_OUT CD_L 19 Z116 C165 1U CD_L (13)
BIT_CLK R150 47 Z328 6 CD_GND 20 Z109 C166 1U Z117 R188 4.7K CD_R
(10,15) BIT_CLK SDATI0 R160 47 Z89 8 BIT_CLK CD_R CD_R (13)
(10,15) SDATI0 10 SDATA_IN
SYNC SYNC
(10,15) SYNC AC_RESET# R520 0 Z832 11 DACGND
(10,15) AC_RESET# R521 R RESET#
PCIRST# C517 0.01U C199 C180
DACGND 27
Z92 VREF
Z320 28 0.01U 0.01U
C169 C168 VREFOUT
C156 C155
10U .1U
10U(R) .1U(R)
23 Z90 C183 0.01U DACGND
LINE_IN_L 24 Z91 C181 0.01U
LINE_IN_R 14
DACGND AUX_L Z113 C163 0.01U
DACGND Z507 37 15 Z115 C177 0.01U
TP4 Z419 33 MONO_OUT AUX_R 16 Z112 C178 0.01U
C119 C117 0.01U(R) Z418 34 NC VIDEO_L 17 Z111 C164 0.01U
DACGND 39 NC VIDEO_R 22
TP118 Z508 NC MIC2 Z114 C182 0.01U
0.047U(R) Z509 40
TP127 Z510 41 NC
TP119 Z511 43 NC DACGND
TP120 Z512 44 NC
CID0 CID1 status 20K(R) TP3 45 NC
R116 CID0 NC
NC NC MASTER R115 20K(R) CID1 46
GND NC SLAVE Z513 47 NC 29 Z422
NC GND SLAVE R114 20K(R) TP5 Z420 48 NC AFILT1 30 Z423
GND GND SLAVE NC AFILT2 31
CAP1 Z424
32 Z421
CAP2
AVSS1
AVSS2
VSS1
VSS2

AKM4543 C132 C131 C139 C141 C140 C154


26
42
4
7

10U(R) .1U .1U 10U 1000P 1000P

DACGND
DACGND

L14 R(0805) R30 100K SDATI1


SDATI1 (10,15)
DACVCC SDATI0
R161 100K SDATI0 (10,15)
AC'97 PULL-DOWN
U5 R51 PLACE NEAR TO AC'97 CODEC
1 8 294K,1%
VCC IN OUT
Z321 4 5 Z10 C65 C64
R73 10K OFF# SET
C45 2 7 .1U 10U
3 GND GND 6
10U(R) GND GND R59
MAX603 100K
L16 BEAD(1206)
DACGND

C44 .1U
ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Title

AUDIO CODEC
Size Document Number Rev
Custom 0200-17.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 18 of 31

B - 18
Schematic Diagrams

CN22
R_OUT+ 1
R_OUT - 2 1
L_OUT - 3 2
L_OUT+ 4 3
VSOUND_L 10K 10K Z96 VSOUND_R 4
Z95 R81 Z81 Z84 R57 C78 0.22U
C91 0.22U SPEAKERS CONN. 4P
U10
4 21
Z97 R90 10K Z82 L_LINE IN R_LINE IN Z83 R58 10K Z98 C79 0.22U
C90 0.22U

C101 5 20 R71 R72 C80


L_HP IN R_HP IN
R92 R91 CN13
10P 10K 15K 10P INT _MIC L54 BEAD Z93
15K 10K 1
L_OUT+ 3 22 R_OUT+ L55 BEAD 2
L_OUT+ R_OUT+ Z94 3
L_OUT - 10 15 R_OUT - INT MIC CONN. 3P
L_OUT - R_OUT -
Z99 6 19 Z100
L_BYPASS R_BYPASS
MUT EOUT 8 14 PHONE_IN
SHUTDOWN SE/BTL# 16
7 HP/LINE#
DACVCC 18 VDD 11 AMP_DOWN
VDD MUT E IN 9 MUT EOUT AMP_DOWN (23)
C92 C93 C118 1 MUTE OUT
12 GND/HS 2 VR1
4.7U 13 GND/HS NC 17 VSOUND_R
.1U 1U GND/HS NC R117 C81 NEAR TO AKM4543 2
24 23
GND/HS NC 1U C120 1U Z665
10K(R) (18) SOUND_R 3
TPA0202 C121 1U Z666 1
(18) SOUND_L 6
DACGND DACGND DACGND DACGND:25,26,27,28,29,30,31,32,33
VSOUND_L
5
DACGND DACGND VR-AUDIO
C63 C62
680P 680P PIN NC3.4=DACGND DACGND

DACGND DACGND

INT _MIC
DACVCC R242 7.5K Z103
DACGND DACVCC
C226
R17
10U R1
100K
7.5K(R)
R6
DACGND 4 CN1
1K R16 100K PHONE_IN 3
R522 7.5K
L37 5
L3 BEAD CN9 MIC1 C257 .1U Z104 R240 1K R241 0(R) Z121 2
R_OUT+ C28 47U/16V_D Z4 Z5 4 (18) MIC1 1
+

Z101 3 BEAD(0805) MIC IN


C2 C1
L36 BEAD 5 C478 C258

Z556
L_OUT+ C27 47U/16V_D Z122 Z102 2 680P .22U(0603)
+

SPDIFOUT
0.01U 0.01U(R)
1 NEAR AKM4543 PIN
EXT _SPEAKER
DACGND DACGND
R243 C19 C233
C20 C232 680P
1K 680P
680P 680P
U1
SPDIF 8 1
(10) SPDIF 7 NO COM 2
DACGND DACGND DACGND NIC NC
SPDIFON 6 3
(23) SPDIFON 5 IN GND 4
NIC VCC VCC
PI5A319
C29
.1U

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Title
AUDIO AMP
Size Document Number Rev
Custom 0200-18.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 19 of 31

B - 19
Service Manual

VCC3 VCC

VCC

SMEMW# R415 1K
C431 C455 C456 C454 C450 C432 C449 C452
.1U .1U .1U .1U .1U .1U .1U .1U SMEMR# R413 1K
IOWR# R416 8.2K
IORD# R417 8.2K
MEMW# R403 8.2K

10 5
12 0
MEMR#

20

45
55
70
85
U28 R402 8.2K

5
SA[0..19] IOCHK# R411 4.7K

VCC3

VCC5
VCC5
VCC5
VCC5
VCC5
VCC5
VCC5
(21,23,24) S A[0..19] 100 TC
SA0 31 TC TC (21) SBHE#
SA[0] R418 4.7K(R)
SA1 32 59 AEN
SA2 33 SA[1] AEN 86 IORD# A EN (21) IOCHRDY
SA[2] IOR# IORD# (21,23) R410 1K
SA3 34 84 IOWR#
SA4 35 SA[3] IOW # 61 IOCHRDY IOWR# (21,23) OWS#
SA[4] IOCHRDY IOCHRDY (21) R412 1K
SA5 41 92
SA6 42 SA[5] SY SCLK 77 RST DRV REFRESH#
SA[6] RST DRV RST DRV (21) R414 1K
SA7 43 11 IO16#
SA8 44 SA[7] IOCS16# 12 M16# IO16# M16#
SA[8] MEMCS16# M16# R376 1K
SA9 46 76 IOCHK#
SA10 47 SA[9] IOCHK# 81 OWS# IOCHK# IO16#
SA[10] OWS OWS# R359 1K
SA11 48
SA12 49 SA[11] LA[17..23] MASTER#
SA[12] LA[17..23] R395 1K
SA13 51
SA14 52 SA[13] 111 LA17 IRQ12
SA[14] LA [17] R377 10K
SA15 53 109 LA18
SA16 54 SA[15] LA [18] 108 LA19 IRQ14
SA[16] LA [19] R361 10K
SA17 56 107 LA20
SA18 57 SA[17] LA [20] 106 LA21 IRQ15
SA[18] LA [21] R360 10K
SA19 58 104 LA22
SD[0..15] SA[19] LA [22] 103 LA23
(21,23,24) S D[0..15] LA [23]
VCC
SD0 67 VCC
SD1 68 SD[0] 82 SMEMW#
SD2 69 SD[1] S MEMW # 83 SMEMR# S MEMW #
SD3 71 SD[2] SMEMR# 91 REFRESH# SMEMR#
SD[3] REFRES H# RE FRESH# RP27
SD4 72 101 IRQ3 1 10 RP26
SD5 73 SD[4] BALE 102 SBHE# IRQ4 2 1 10 9 IRQ11 SD3 1 10
SD6 74 SD[5] SBHE# 112 MEMR# S BHE# IRQ5 3 2 9 8 IRQ10 SD2 2 1 10 9 SD7
SD7 75 SD[6] MEMR# 113 MEMW# MEMR# (24) IRQ6 4 3 8 7 IRQ9 SD1 3 2 9 8 SD6
SD8 114 SD[7] MEMW # 123 MASTER# ME MW # (24) 5 4 7 6 IRQ7 SD0 4 3 8 7 SD5
SD9 115 SD[8] RTCE N/MASTER# MASTER# 5 6 5 4 7 6 SD4
SD10 116 SD[9] DREQ[0..7] 5 6
SD[10] DREQ[0..7] (21) 10P 8R_10K
SD11 117 10P8R_4.7K
SD12 118 SD[11] 3 DREQ0
SD13 119 SD[12] DRQ0 90 DREQ1
SD14 121 SD[13] DRQ1 79 DREQ2 VCC VCC
SD15 122 SD[14] DRQ2 88 DREQ3
IRQ[3..15] SD[15] DRQ3 1 DREQ5
(23) IRQ[3..15] DRQ5 127 DREQ6
IRQ3 98 DRQ6 124 DREQ7 RP24 RP23
IRQ4 97 IRQ3 DRQ7 1 10 SD11 6 5
IRQ5 96 IRQ4 DAK#[0..7] 2 1 10 9 SA16 SD10 7 6 5 4 SD12
IRQ6 94 IRQ5 DAK#[0..7] (21) 3 2 9 8 SA17 SD9 8 7 4 3 SD13
IRQ7 93 IRQ6 4 DAK#0 4 3 8 7 SA18 SD8 9 8 3 2 SD14
IRQ9 78 IRQ7 DACK0# 89 DAK#1 5 4 7 6 SA19 10 9 2 1 SD15
IRQ10 10 IRQ9 DACK1# 99 DAK#2 5 6 10 1
IRQ11 9 IRQ10 DACK2# 87 DAK#3 10P8R_R 10P8R_4.7K
IRQ12 8 IRQ11 DACK3# 2 DAK#5
IRQ14 6 IRQ12 DACK5# 128 DAK#6
IRQ15 7 IRQ14 HEFRA S/DACK6# 126 DAK#7
IRQ15 DACK7#
R371 10K VCC VCC
(10) LAD[0..3]
LAD[0..3] LPC-ISA VCC3
38 IRQ1
LAD0 19 IRQ1/GPIO[0] 39 IRQ1 (23)
KBDCS#
LAD1 18 LAD[0] KB CS#/GPIO[1] 40 KBDCS# (23)
LAD[1] MCCS#/GPIO[2] MCCS# MCCS# (23) RP25 RP20
LAD2 17 62 CPU_FAN LA17 1 10 SA0 1 10
LAD3 16 LAD[2] P LE D/GP IO[3] 63 SELECT B CPU_FAN (25) LA18 2 1 10 9 LA23 SA7 2 1 10 9 SA1
LAD[3] IRQIN/GP IO[4] 64 SELECTB (25) LA19 3 2 9 8 LA22 SA6 3 2 9 8 SA2
SELECTA
LFRAME# 13 IRQ8/GPIO[5] 65 FLASH# SELECTA (25) LA20 4 3 8 7 LA21 SA5 4 3 8 7 SA3
(10) LFRAME# PCLKLPC 21 LFRAME# RT CCS #/GPIO[6] 66 FLASH# (24) 5 4 7 6 5 4 7 6 SA4
Z650
(3) PCLKLPC PCIRST # 14 PCICLK IOHCS#/GPIO[7] Z650 5 6 5 6
(11,13,16,25) PCIRST # SERIRQ 23 PCIRS T #
(10,16,21) SERIRQ SERIRQ 10P 8R_10K 10P8R_R
LDRQ# 22 26 LPC14M
(10) LDRQ# LDRQ# 14.318M 27 869_OSC LP C14M (3)
Z6 R375 22
24 14MOUT 1 28 869_OSC (21)
R358 4.7K Z7 VCC
VCC3 PWRDN# 14MOUT 2 29 AUDCLK
Z8 R374 22
36 24.576M/25M AUDCLK (18)
Z514
37 80PCS#/KBEN
(24) BIOSCS# BIOSCS # ROMCS# RP21
DREQ0 1 10 RP22
2 1 10 9 SA11 1 10
R372 10K R357 DREQ1 DREQ7
VCC 3 2 9 8 SA10 2 1 10 9 SA12
R373 DREQ2 DREQ6
A VCC3

3 8 2 9
A GND

DREQ3 4 7 DREQ5 SA9 3 8 SA13


GND
GND
GND
GND
GND
GND
GND

5 4 7 6 SA8 4 3 8 7 SA14
4.7K
5 6 5 4 7 6 SA15
4.7K
5 6
110
125

W83626F 10P 8R_10K


25

30

15
50
60
80
95

VCC3 10P8R_R
L58 BEAD
1 2 Z9
VCC3

C424
C430
.1U 10U

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
LPC-ISA BRIDGE
Size Document Number Rev
Custom 0200-19.SCH 71-22C00-D02 A

Date: Monday, March 05, 2001 Sheet 20 of 31

B - 20
Schematic Diagrams

FIRVCC

L23
VCC3
VCC3 BEAD(0805)
VCC3

R488 10 K DSR1# R170 R181


DSR1#

8
7
6
5
8
7
6
5
RP28 4.7 K 47K
CTS2# 1 10 R489 10 K SIN1 RN43 RN44
CTS2# 2 1 10 9 SIN1
DSR2# CTS1# 8 P4R_18 8P4R_18
DSR2# 3 2 9 8 CTS1#
SIN2 RI1#
SIN2 DCD2# 4 3 8 7 DCD1# RI1#
DCD2# 5 4 7 6 DCD1#
RI2#
5 6 RI2#

1
2
3
4
1
2
3
4
10P8R_10 K
VCC3 Z195

10
U14
IRRX2 8

LEAD
IRRX2 RXD
VCC
C468 C463 C458 C464 IRR3 3 4 Z196 R179 2.2 K
IRR3 FIR_SEL MDO
IRTX2 9 5 Z197 R180 2.2 K
RN66 IRTX2 TXD MD1

5
6
7
8
4.7 U .1U
8P4R_1K R453 R429 .1U 0.01U 11
GND

AGNDD
R198

GND

VCC
NC
INDEX# 4.7 K FIRGND
INDEX# TRK0#

4
3
2
1
T RK0# RDATA# SHORT HSDL-3 600
RDATA# 10 K 10K
DSKCHG#

1
DSKCHG# JP1
3MODE#
3MODE# WP#
WP# C153 .47U(0805)

VCC3
C152 10U FIRVCC
FIRGND
VCC

13
70
U30
SD[0..7] 69 PPD0 4 5 PD0

VCC
VCC
(2 0,23,24) SD[0..7] 46 PD0 68 3 6 PD0 (22)
SD0 PPD1 RN51 PD1
47 D0 PD1 67 2 7 PD1 (22)
SD1 PPD2 8P4R_33 PD2
SD2 48 D1 PD2 66 PPD3 1 8 PD3 PD2 (22) R430
49 D2 PD3 64 4 5 PD3 (22) G
SD3 PPD4 PD4 10 K Q25
51 D3 PD4 63 3 6 PD4 (22)
SD4 D4 PD5 PPD5 RN50 PD5 PD5 (22)
SD5 52 62 PPD6 8P4R_33 2 7 PD6 DRV0# S D FDDLED#
53 D5 PD6 61 1 8 PD6 (22) DRV0# FDDLED# (13)
SD6 PPD7 PD7
SD7 54 D6 PD7 PD7 (22) 2N7 002
D7
SA[0..15] RN67
(20,23 ,24) SA[0..15] SA0 26 75 STROBE# SLCT IN# 8 1 PSLIN#
27 A0 STROBE# 71 7 2 PSLIN# (22)
SA1 SLCT IN# PPINIT # PINIT #
28 A1 SLCT IN# 72 6 3 PINIT # (22)
SA2 A2 INIT # PPINIT # AUT OFD# PATFD# PATFD# (22)
SA3 29 74 AUT OFD# STROBE# 5 4 PSTB#
30 A3 AUT OFD# PSTB# (22)
SA4 8 P4R_33
SA5 31 A4 73 PPERR#
32 A5 ERROR# 60 PPERR# (22)
SA6 PACK#
39 A6 ACK# 59 PACK# (22)
SA7 A7 BUSY PBUSY PBUSY (22)
SA8 40 58 PPE FDDVCC CN19
41 A8 PE 57 PPE (22)
SA9 A9 SLCT PSLCT PSLCT (22)
SA10 95
35 A10 80 INDEX# 1
SA11 CTS1#
SA12 36 A11 CTS1# 78 DSR1# CTS1# 2
1 A12 DSR1# 83 DSR1# DRV0# 3
SA13 DCD1#
3 A13 DCD1# 82 DCD1# 4
SA14 A14 RI1 RI1# RI1# 5
SA15 25 76 SIN1 DSKCHG#
A15 RXD1 77 SIN1 6
SOUT 1 TP181
IORD# 42 TXD1 79 RTS1# 7
(20,23) IORD# 43 IOR# RTS1# 81 VCC3 VCC3 0(R) 8
IOWR# DTR1# TP182 R452 Z411
(20,23) IOWR# 44 IOW# DTR1# MTR0# 9
(20) AEN AEN AEN 10
RST DRV 55 90 CTS2# R490
(20) RST DRV 33 RESET CTS2# 88 CTS2# DIR# 11
(20) TC TC TC DSR2# DSR2# DSR2# 820 12
IOCHRDY 98 85 DCD2# R427 R428 3MODE# R443 0 Z412
(20) IOCHRDY 96 IOCHRDY DCD2# 84 DCD2# ST EP# 13
Z198 RI2#
IRQIN RI2 86 SIN2 RI2# 1K 1K 14
20 RXD2 /IRRX 87 SIN2 WDATA# 15
DAK#0 Z199 TP19
(20) DAK#0 34 DACK_A# T XD2 /IRT X 89 16
(20) DAK#1 DAK#1 DACK_B# RTS2# RTS2# 17
DAK#2 94 91 Z200 WGATE#
(20) DAK#2 22 DACK_C# DTR2# TP18 18
R445 DAK#3
1K (20) DAK#3 DREQ0 19 DACK_D# 14 RDATA# R444 TRK0# 19
(20) DREQ0 50 DRQ_A RDATA# 7 RDATA# 820 20
DREQ1 WDATA#
(20) DREQ1 97 DRQ_B WDATA# 15 WDATA# WP# 21
(20) DREQ2 DREQ2 DRQ_C DSKCHG# DSKCHG# DSKCHG# 22
DREQ3 17 8 WGATE#
(20) DREQ3 DRQ_D WGATE# 5 WGATE# RDATA# 23
DIR# DIR# DIR# 24
R451 10 K Z201 92 6 STEP#
VCC3 ADRX#/CLKRUN# STEP# STEP# 25
SERIRQ 37 9 HDSEL# HDSEL#
869 _OSC (10,16 ,20) SERIRQ 18 SIRQ HDSEL# 11 T RK0# HDSEL# 26
(20) 869_OSC 38 CLK14 T RK0# 12 T RK0#
PCLKSIO WP#
(3) PCLKSIO CLK33 WRT PRT # 10 WP# FDD CON 26P
INDEX# INDEX# INDEX#
C459 R420 10K Z202 56 100 MTR0#
C VCC3 PWRGD/GAMECS# MTR0# 2 MTR0#
DRV0#
IRR3 21 DS0# DRV0#
IRR3 23 IRMODE/IRR3 99 L59
IRRX2 3MODE# NEAR TO THE CONNECTOR
IRRX2 24 IRRX2 DRVDEN0 16 3MODE#
IRTX2 Z213
GND
GND
GND
GND

IRTX2 IRTX2 DRVDEN1 TP179 FDDVCC VCC


BEAD(1206)
37N869
45
65
93
4

C220 C221 C453 + C219

.1U .1U 10U 100U/10V


ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Tit le
S I/O
Size Document Number Rev
Cus tom 0200-20.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 21 of 31

B - 21
Service Manual

KB V3

R216
R214 R4870(R)
100K
VCC3
10K
PC_RING# S D RING#
(16) PC_RING# RING# (23)
G Q4

VCC3 2N7002

RN48 8P 4R_0
PD0 4 5
(21) P D0 3 6
PD1
(21) P D1 PD2 2 7
(21) P D2 1 8
PD3
(21) P D3 4 5
PD4
(21) P D4 3 6
(21) P D5 PD5
PD6 2 7 VCC
(21) P D6 1 8
PD7
(21) P D7
RN47 8P 4R_0 RP13
P D3 1 10
(21) PD3 1 10
5
6
7
8

5
6
7
8

P D2 2 9 PAT FD#
(21) PD2 3 2 9 8 PAT FD# (21)
CP3 CP2 CN6 (21) PD1 P D1 3 8 PINIT# PINIT# (21)
8P4C_180P 8P4C_180P P D0 4 7 PST B#
29 (21) PD0 5 4 7 6 PST B# (21)
P SLIN#
1 5 6 P SLIN# (21)
Z181
Z182 14 10P8R_2K
Z183 2
4
3
2
1

4
3
2
1

Z184 15 R436 2K P PERR#


3 P PERR# (21)
Z185
Z186 16
Z187 4
Z188 17 VCC
Z189 5
18
1
2
3
4

4
3
2
1

Z190 6 RP12
CP4 CP1 C18 19 PBUS Y 1 10
7 (21) PBUS Y 2 1 10 9
8P4C_180P 8P4C_180P 180P Z191 PACK# PD4
20 (21) PACK# 3 2 9 8 P D4 (21)
PPE PD5
8 (21) PPE 4 3 8 7 P D5 (21)
Z192 (21) PSLCT PSLCT 4 7 PD6 P D6 (21)
21 5 6 PD7
9 5 6 P D7 (21)
Z193
8
7
6
5

5
6
7
8

RN46 8P 4R_0 22 10P8R_2K


PACK# 4 5 Z219 10
(21) PACK# 3 6 23
PBUS Y Z220
(21) PBUS Y 2 7 11
PP E Z221
(21) PP E 1 8 24
(21) PSLCT PSLCT Z194
PST B# 4 5 12
(21) PST B# 3 6 25
PAT FD#
(21) PAT FD# 2 7 13
PPERR#
(21) PPERR# PINIT# 1 8 28
(21) PINIT#
PSLIN# R234 0
(21) PSLIN#
RN49 8P 4R_0
PRT _PORT

ÂÅ ¤Ñ ¹q ¸£ CLEVO CO.
Title
I/O CON
Size Document Number Rev
Custom 0200-21.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 22 of 31

B - 22
Schematic Diagrams

L33
Z149 C22 .1U
VCC
CN17 B EA D(0805)

ROW16 KBV 3 CN3


1 ROW16 4 9
ROW15
2 ROW15 6
ROW11 EMCLK L5 BEAD(0803) Z150
3 ROW11 EMCL K 2
ROW10 E MDA L34 BEAD(0803) Z151
4 ROW10 E MDA 7
ROW9
5 ROW8 ROW9 E KDA BEAD(0803) Z152 1
6 ROW8 E KDA L4
COL2 RP 18 EK CLK L35 BEAD(0803) Z153 5
7 COL2 1 10 EK CLK 3 8
COL1 COL6
8 COL1 COL6 2 1 10 9
COL8 COL7 COL4
9 COL8 COL7 3 2 9 8 COL4
COL7 COL5 COL3 MS_K/B
10 COL7 COL5 4 3 8 7 COL3
ROW14 COL8 COL2 C6 C5 C4 C3
11 ROW14 COL8 5 4 7 6 COL2
ROW13 COL1
12 ROW13 5 6 COL1 47 P 47 P 47P 47P
ROW12
13 COL6 ROW12
14 COL6 10P8R_10K
COL5 V DD3
15 COL5
COL4
16 COL4
COL3
17 COL3
ROW7
18 ROW7
ROW6
19 ROW6 S G PWR_ON#
ROW5 R145
20 ROW5 PWR_ON# (10,24,29)
ROW4
21 ROW3 ROW4 D NDS352P(R)
22 ROW3 0(0805)
ROW2 Q2
23 ROW2
ROW1 U13
24 ROW1
71
K BV 3 VCC
HE AD24
ROW16 39 31 SCROLED#
C1 33 C1 34 C1 35 ROW16 40 P17 P 27 32 SCROLED# (13)
ROW15 NUMLED#
ROW15 41 P16 P 26 33 NUMLED# (13)
ROW14 ROW14 P15 P 25 CAP LED# CAP LED# (13)
ROW13 42 34 Z1 55 R2 11 0 SPDIFON
0.01U .1 U 10U ROW13 P14 P 24 SP DIFON (19)
ROW12 43
ROW12 44 P13
ROW11
ROW11 45 P12
ROW10
ROW10 46 P11 63
ROW9 SD7
ROW9 P10 DQ7 64 SD7 (20,21,24)
SD6
47 DQ6 65 SD6 (20,21,24)
ROW8 SD5
ROW8 48 PO7 DQ5 66 SD5 (20,21,24)
ROW7 ROW7 PO6 DQ4 SD4 SD4 (20,21,24)
ROW6 49 67 SD3
ROW6 50 PO5 DQ3 68 SD3 (20,21,24)
ROW5 SD2
ROW5 51 PO4 DQ2 69 SD2 (20,21,24)
ROW4 SD1
ROW4 52 PO3 DQ1 70 SD1 (20,21,24)
ROW3 SD0
ROW3 53 PO2 DQ0 SD0 (20,21,24)
ROW2
ROW2 54 PO1
ROW1 R330 4.7 K K BV 3
ROW1 PO0 14 IOWR# R475 0(R)
55 P53/WR# 15 IOWR# (20,21)
COL8 COL8 P37 P 52/RD# IORD# IORD# (20,21)
COL7 56 16 Z156 D S K BDCS#
COL7 57 P36 P 51/CS# 17 K BDCS # (20)
COL6 SA 2
COL6 58 P35 P5 0/A0 SA2 (20,21,24) G
VCC ALE RT # COL5
(30) ALERT # COL5 59 P34
COL4 Q16 2N7002
COL4 60 P33
COL3 VCC
COL3 61 P32 23
COL2 IRQ1
G COL2 62 P31 P42 /IRQ1 22 IRQ1 (20)
Q12 COL1 IRQ12
COL1 P30 P43/IRQ12 IRQ12 (20) KBV3
K BV3 R144 10K
R3 18 A C Z668 D S Z1 58 74 R331 S W4
K BV 3 P67 4.7 K K BV 3
D19 T I_P ME # 75 R476 0(R)
(16,17) T I_P ME # DISBL 76 P66 1 3
F01J2E 2N7002 R126 10 K
1K(0805) (24) DISB L WEBSW# 77 P65 18 D S
R323 Z1 57 MCCS #
10K WEBSW# 78 P64 P 47/CS (ACP I) MCCS# (20) 2 4
RING# USE RS W#
(22) RING# EMAILSW# 79 P63 G USE RS W#
EMAILS W# AMP_DOWN 80 P62 3 SMBDA Q15 2N7002 WEB 0 FUNCT ION SW4 P
(19) AMP_DOW N USERSW# 1 P61 P 76/SDA 2 SMBDA (25)
USERSW# P60 P 77/SCL SMBCL SMBCL (25) VCC
C123
Z1 59 72 5 EMCL K .1U
VRE F P 74/EMCL K 8 EMCLK
EMDA
BRIGADJ 10 P71/E MDA E MDA
D20
C

(13) BRIGADJ FAN_PWM 11 P57 4 KBV3


EK CL K S W2
C3 73 (25) FAN_PW M 19 P56 P 75/EK CL K 7 EK CLK
S CI EKDA
.1U R (10) S CI 21 P46 P72/EKDA E KDA 1 3
KBV 3 R335 100K(R) MBID0 R127 10 K
MB ID0 20 P44 6
R2 04 100K MBID1 IMCLK
A S24 31 MB ID1 Z5 15 35 P45 P73/IMCL K 9 IMDAT A IMCLK (13) EMAILS W# 2 4
K BV 3 36 P23 P70/IMDA IMDAT A (13) E MAILSW#
A

A1 Z6 27
A C 37 P22 WEB1 FUNCTION SW4P
PWR_ON Z1 60
(29,31) PWR_ON BEEP_EN# 38 P21
D24 (24) BE EP _EN# P20
VOLT AGE:2.5 V F01J 2E(R) Z161 12 27 EX TS MI C124
13 P55 P 40 26 EX TSMI (10)
KBV3 WA KE # .1U
P54 P 41 WAKE # (10)
R328 100K
B AT FUL L# D12 C A 1S S3 55 Z1 62 25 KBV3 S W3
(24,30) BAT FULL# RES ET # 28 Z163
X IN

2
K BV 3 V CC3 Z6 58 24 R128 10 K 1 3
30 CNVS S
R29 10 K Y5
KBV 3 73 VS S 29 8MHZ 2 4
WE BS W#
R334 AVS S X OUT WE BS W#
C379 Z164
R3 29 WEB2 FUNCTION SW4P

1
10K 1 0K(R) .1U Y 6:3-4 P IN->GND
M38867M8(LQFP) C2 01 C202 C125
D23 .1U
PWR_ON C A 22P 22P K BV 3
(29,31) PWR_ON
VCC 1SS 355(R)
R220
C381
0 R3 45 R344
10 U R R

RP 19 MBID0
1 10 MBID1 MB ID0
E MDA
E MDA 2 1 10 9 MB ID1
E KDA IMDAT A
E KDA 3 2 9 8 IMDAT A (13)
IMCL K
(13) IMCLK 4 3 8 7 R2 17 R218
EMCLK V CC3 R212 10K BE EP_EN#
EMCLK 5 4 7 6 10K 10K
EK CLK
5 6 EK CLK
K BV 3 R324 10K AMP_DOW N ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
10P8R_10 K T it le
KB CONTROLLER
Size Document Number Rev
Custom 0200-22.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 23 of 31

B - 23
Service Manual

SA[0..16]
VCC VCC S A[0..16] (20,21,23)
Q32
VCC VCC 2N70 02
PWR_ON# S D PWRLED#
(10,23,29) PWR_ON# PWRLED# (13)
G
C418 C417 U22 R4 40
.1 U .1 U VCC SA 0 12 13 SD0 LOOP S D Z5 86
11 A0 O0 14 SD0 (20,21,23) V CC3
SA 1 A1 O1 SD1 SD1 (20,21,23)
SA 2 10 15 SD2 G Q28 10K
SA 3 9 A2 O2 17 SD3 SD2 (20,21,23) 2N70 02
R75 SA 4 8 A3 O3 18 SD4 SD3 (20,21,23) SUSP END
SA 5 7 A4 O4 19 SD5 SD4 (20,21,23) (10,25) SUSP END
C423 SA 6 6 A5 O5 20 SD6 SD5 (20,21,23)
V CC3 SA 7 5 A6 O6 21 SD7 SD6 (20,21,23)
.1 U 1K SA 8 27 A7 O7 SD7 (20,21,23)
26 A8
SA 9 A9 Q33
R3 56 C85 SA 10 23 2N70 02
SA 11 25 A 10 BAT FULL# R4 33 0(R) Z588 S D CHRLED#
10K U24 .1U SA 12 4 A 11 (23,30) B AT FUL L# CHRLED# (13)
FLA SH# 1 5 SA 13 28 A 12 ACIN# R4 32 0 G
(20) FLA SH# IN VCC SA 14 29 A 13 (10,26) ACIN#
MEMW# 2 SA 15 3 A 14 LOOP S D Z5 87 R4 57
IN 2 A 15 32 V DD3
(20) MEMW# SA 16 A 16 VCC
3 4 Z6 26 VCC G Q35 10K
GND OUT BIOS CS # 22 30 SA 17 2N70 02
TC7S32F (20) BIOS CS # ME MR# 24 CE A 17 SA17 (20) BATCHA
(20) MEMR# 1 OE (30) B AT CHA
31 VP P 16
SA 18 R76 0(R) PGM GND
(20) SA 18 29F020

BAT_BEEP# R4 47 BAT LED#


B AT LED# (13)
0

U31D
9 8 LOOP U31F
13 12 COM COM (25)
U31 A 74HC14(TS SOP)
14
VDD 1 2 Z1 41 R424 3M 74HC14(TS SOP)
C467 U31C
.1 U D30 R425 5 6 Z1 36 R423
74HC14(TS SOP)
C A Z2 42
100 K
1S S3 55 220 K 74HC14(TS SOP)
Z1 45 Z1 37
C460
C461
1 U(0805) .01U(K %)

VDD

Q37
E
B Z138 R4 49 10K DISB L
C DISB L (23)
R448
Z1 40 2N39 04
100K B AT _BE EP #
Q27
U31 E 2N3906
D29 R439 CC
L OOP C A Z139 11 10 S D Z142 Z1 43 B B Z144 R4 31 FA ULT #
EE FA ULT # (25)
1S S355 G Q36 Q26 2.2K(R)
4.7K
74HC14(TSSOP) 2N70 02 2N3906(R) R421
DISB L 1 0K(R)
(23) DISBL
U31 B R437 10K(R) VCC
3 4 LBP LB P (18)
Q31
74HC14(TSSOP) R422 100 K D33 2N3904 C
VDD S PK R A C Z1 46 R454 Z1 47 B R93
(10) S PKR E
1S S3 55 2.2 K R438 10K
R4 46 C466
D28 C C5 22 1K(R)
BEEP _EN# C A Z1 48 B Q24 SP KROUT 1K .1 U
(23) BEEP _EN# E2N3904 (16) SP KROUT .1U
1S S355 C4 65 DACVCC

0.047 U

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
BIOS & PCBEEP
Size Document Number Rev
B 0200-23.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 24 of 31

B - 24
Schematic Diagrams

KBV3
VCC3 VCC3 VCC3
U1 7
1 5
VCC SMDA

1
2
3
4
C20 8 2
GND R40 6 R40 9 R40 8 R404 RN65
.1U 3 4 R405 R407
NC SMCLK 10K 10K 10K 10K
VCC 8 P4R_ 4.7K 1K 1K
LT C1694(R) U2 9

8
7
6
5
16 6 SDA_ RA
1 VCC 10A 5 SDA_ RA (5)
KBV3 EA# 11A SDA_ RB SDA_ RB (5)
BAT _DA 15 4
(3 0,31) BAT _DA SELECTA 14 EB# 12A 3 SDA_AT F
(20) SELECTA 2 S0 13A SDA_AT F (2)
(23) SMBDA SMBDA R20 2 0 R33 8 1 0K(R) (20) SELECTB SELECTB S1
SMBCL R20 3 0 R33 7 1 0K(R) SMBDATA 7 10 SCL_RA
(23) SMBCL (10) SMBDATA YA 10B 11 SCL_RB SCL_RA (5)
9 11B 12 SCL_RB (5)
(3 0,31) BAT _CLK BAT _CLK (10) SMBCLK SMBCLK YB 12B

3
13 SCL _AT F
D14 D2 5 8 13B SCL _AT F (2)
GND
DA221(R) DA22 1(R)
QS325 3

2
KBV3

VCC

VCC G Q2 1
CN1 1 2 N700 2
1 SCL_AT F D S SCL_ ATFF
1 (2) SCL_AT F SCL_ ATFF (3)

C
2
D15 C235 2 G Q22
F01 J2E 4.7U FAN_ CON 2 N700 2
SDA_AT F D S SDA_ATFF
(2) SDA_AT F SDA_ATFF (3)
FAN_ VO R24 4 1K Z66 2

A
40MIL
C
CPU_FAN R24 5 1K(R) Z661 B Q6
E 2SC467 2

4 0MIL

VCC
Debug Port
Z125
L4 2 (11,16) AD[0..31]

C
R37 8 BEAD(12 06) P1
C43 3 D2 7 AD0 A1 B1 AD1
1SS35 5 AD2 A2 L U B2 AD3
CN1 0 L U
1U Z126 1 AD4 A3 B3 AD5
VCC 6.8K 1 AD6 A4 L U B4 AD7
VCC3 4 0MIL Z133 2 AD8 A5 L U B5 AD9

A
2 AD10 A6 L U B6 AD11
AD12 A7 L U B7 AD13
FAN_CON L U
C AD14 A8 B8 AD15
R396 Z127 B Q7 (1 1,16) C/BE# [0..3] A9 L U B9
E 2SC467 2 C/BE#0 A10 L U B1 0
R38 0 L U PCL K80P PCL K80P (3)
10K TC642 ---> R53 5 = 0 C/BE#1 A11 B1 1 PCIRST #
34.8K_1% R349 C/BE#2 A12 L U B1 2 FRAME# PCIRST # (1 1,13,1 6,20)
TC646 ---> R53 4 = 0 4 0MIL C/BE#3 A13 L U B1 3 IRDY# FRAME# (11,16)
82 0 L U IRDY# (11,16)

Z65 5
U2 5 A14 B1 4 TRDY#
1 A15 L U B1 5 TRDY# (11,16)
FAN_PWM
V DD
(23) FAN_PWM VIN 6 FAULT # A16 L U B1 6
FAULT FAULT # (24) VCC L U VCC
R38 5 0(R) Z131 3 7 FAN_ VO DEBUG-P8 0
VMIN VO
C41 9
GND

Z13 0 R38 6 0 C436 C43 4 2 5 Z132 Z41 3 R36 6 0 COM


CF SENSE COM (24)
0 .01U 0 .01U T C6 42/(TC646) .1U(K%)(08 05)
(SO8)
4
Z12 9

E Q19
CPU_FAN R39 7 Z12 8 B 2 N3906
(20) CPU_FAN

A
C R5
1K D2 6
0(0805)
1SS35 5
D Q20 R38 7 R379 C43 5
C
2 N7002
SUSPEND G S 15K_1% 1 00K .22U(080 5)(K%)
(1 0,24) SUSPEND

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
FAN CONTROLLER
Size Document Number Rev
B 0200-24.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 25 of 31

B - 25
Service Manual

KBV3
VCC3 VCC3 VCC3
U17
1 5
VCC SMDA

1
2
3
4
C208 2
GND R406 R409 R408 R404 RN65
.1U 3 4 R405 R407
NC SMCLK 10K 10K 10K 10K
V CC 8P4R_4.7K 1K 1K
LT C1694(R) U29

8
7
6
5
16 6 S DA_RA
1 VCC 10A 5 S DA_RA (5)
KBV3 EA# 11A S DA_RB S DA_RB (5)
BAT _DA 15 4
(30,31) BAT _DA SELECTA 14 EB# 12A 3 SDA_AT F
(20) SELECTA 2 S0 13A SDA_AT F (2)
(23) S MBDA SMBDA R202 0 R338 10K(R) (20) SELECTB SELECTB S1
SMBCL R203 0 R337 10K(R) SMBDATA 7 10 S CL_RA
(23) SMBCL (10) SMBDA TA YA 10B 11 S CL_RB S CL_RA (5)
9 11B 12 S CL_RB (5)
(30,31) BAT _CLK BAT _CLK (10) SMBCLK SMBCLK YB 12B

3
13 S CL_A T F
D14 D25 8 13B S CL_A T F (2)
GND
DA221(R) DA221(R)
QS3253

2
KBV3

VCC

VCC G Q21
CN11 2N7002
1 SCL_AT F D S SCL_ATFF
1 (2) SCL_AT F SCL_ATFF (3)
C

2
D15 C235 2 G Q22
F01J2E 4.7U FAN_CON 2N7002
SDA_AT F D S SDA_ATFF
(2) SDA_AT F SDA_ATFF (3)
FAN_VO R244 1K Z662
A

40MIL
C
CPU_FAN R245 1K (R) Z661 B Q6
E 2SC4672

40MIL

VCC
Debug Port
Z125
L42 (11,16) AD[0..31]

C
R378 BEAD(1206) P1
C433 D27 AD0 A1 B1 AD1
1SS355 AD2 A2 L U B2 AD3
CN10 L U
1U Z126 1 AD4 A3 B3 AD5
VCC 6.8K 1 AD6 A4 L U B4 AD7
VCC3 40MIL Z133 2 AD8 A5 L U B5 AD9
A
2 AD10 A6 L U B6 AD11
AD12 A7 L U B7 AD13
FAN_CON L U
C AD14 A8 B8 AD15
R396 Z127 B Q7 (11,16) C/BE#[0..3] A9 L U B9
E 2SC4672 C/BE#0 A10 L U B10
R380 L U PCLK80P PCLK80P (3)
10K TC642 ---> R535 = 0 C/BE#1 A11 B11 PCIRST #
34.8K_1% R349 C/BE#2 A12 L U B12 FRAME# PCIRS T # (11,13,16,20)
TC646 ---> R534 = 0 40MIL C/BE#3 A13 L U B13 IRDY# FRAME# (11,16)
820 L U IRDY# (11,16)
8

Z65 5
U25 A14 B14 TRDY#
1 A15 L U B15 TRDY# (11,16)
FAN_PWM
V DD

(23) FAN_PWM VIN 6 FAULT # A16 L U B16


FAULT FAULT # (24) VCC L U VCC
R385 0(R) Z131 3 7 FAN_VO DEBUG-P80
VMIN VO
C419
GND

Z130 R386 0 C436 C434 2 5 Z132 Z413 R366 0 COM


CF SENSE COM (24)
0.01U 0.01U T C642/(TC646) .1U(K%)(0805)
(SO8)
4
Z12 9

E Q19
CPU_FAN R397 Z128 B 2N3906
(20) CPU_FAN
A

C R5
1K D26
0(0805)
1SS 355
D Q20 R387 R379 C435
C

2N7002
SUSPEND G S 15K_1% 100K .22U(0805)(K%)
(10,24) SUSPEND

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T itle
FAN CONTROLLER
Size Document Number Rev
B 0200-24.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 25 of 31

B - 26
Schematic Diagrams

PR48 R
RUN/SS B+
P C72 PC19 PC22
PGND PR47 R 1000P 10U/25V 10U/25V
PR41 R Z2913 PR5 10

1
PR45 R Z2901 PC63
INTVCC

5
6
7
8
PQ17 + + PC71
0.1U SI4884
PR43 0 4 0.1U
PU1

5
6
7
8
Z69 0

2
2
3
1
PC17 47P Z2902 1 24 Z693 PR6 0 Z675 4
VCC3+ V_IO+ COSC TG
PC64 0.1U 2 23 Z2915 PC60 0.1U PQ3 PR58

2
3
1
RUN/SS BOOST SI4884 VCC_CORE+ VCC_CORE

C
PR7 33K Z2904 PC65 470P Z2903 3 22 Z2916 R PC13 PC14 PC12 PC11 PC21 PC20 PC8 PC9
PR44 PR46 ITH SW PD12 PL7 PR54 18A 220U 220U 220U 220U 470U 470U 220U 220U
PC15 220P 4 21 INTVCC RB751V Z672
10K R FCB VIN 2.4U
5 20 3m(2512)
SGND INTVCC

1
PQ2 PL6 PZD1

5
6
7
8

5
6
7
8
6 19 Z692PR38 0 IR7805 P C70 + + + + + + + +
(26) VR_PWRGD PGOOD BG

C
1.4U
Z2905 7 18 4 4 P D3 PR189 0.1U ZD2.7V
162K/F SENSE- PGND RB05L-A
PR50 PC18

2
Z2907 8 17 Z2909 PQ18

A
2
3
1

2
3
1
SENSE+ EXTVCC IR7805 3m(2512)
PC66 100P PR40 0 Z671
1000P Z2906 9 16

A
P_GND VFB VIDVCC
10 15 PR49
PC67
VOSENSE B4 P_GND
PGND 220P 11 14 VCC+ PC62
B0 B3 10U 0
12 13
(2) VID0 B1 B2
(2) VID1
LTC1736
(2) VID2
P_GND
(2) VID3

P R42 PR12 PR39 PR36


R R R R

P_GND
P_GND
PR9 10
PR8 10

PR11 10
Z673 PR10 R

(16,17,28,29,31) B+

RUN/SS VDD3+ V_IO VDD3+ VCCT + VCCT


PR51
PU12 V_IO+ PJ 7 PU2 PJ 5
330K MIC29302BU(T O263)
0.3A 2A
D

1 8 1 2 2 4 1 2
PQ1 IN VOUT VI VO
Z2911 G PC73 3mm
2N7002 PC124 2 7 PC121 1mm 1 5 PC132

GND
N.C VOUT PC122 PC133 PC128 10U ON/OFF ADJ PR52 PC74 PC75 PC16
S

10U 10U 10K/F 10U 0.1U 10U 10U


D

PR13 PC68 3 6 10U 0.1U 10U


IN GND
PQ14

3
PR14 0 Z691 G 330K 1U Z487
VR_ON 4 5
2N7002 (28,29) PWR_ON+ VC GND (28,29) PWR_ON+ PR186 47K Z760
S

PC129
3025LS PR53
0.1U 45.3K/F

VCC3+ PR15 100K VR_ON VR_ON

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
VCC_CORE,V_IO,VCCT
Size Document Number Rev
Custom 0200-26.SCH 71-22C00-D02 A

Date: 02:10:04 Sheet 27 of 31

B - 27
Service Manual

PD31
1SS 355 PR 168
A C Z2036 V+
(29) VIN1
10
2A 2A
B+ VL
PC43 PC44 PC41 PC42 PC 118 0.1A
+ + + + 12VR
PC40 PC 112
PC 135 PC 113

C
A
0.1U 10U/25V 10U/25V 0.1U 10U/25V 10U/25V 0.1U
4.7U/25V PC 134 10U PD6 PC36 PC35
PD10 0.1U
RB751V 11FS2 4.7U/25V 4.7U/25V

22
PC 111 PU11 PD9

7
6
5
8 0.1U RB751V

A
V+
PQ6 Z2004 25 21 A C PC 114 Z699
BST 3 VL

5
6
7
VDD3 VDD3+ Si 4416 4 0.1U 8
PJ 1 PR18 Z2006 PR 158 0 Z2005 27 18 Z2021 PQ9 PL9
15m (2512) P L10 DH3 BST 5 4 Si4416 4 2 VCC+ V CC
6A

3
2
1
1 2 4A Z2007 26 16 Z2022 PR 159 0 Z2023 PR17 PJ 2
LX3 DH5 15m (2512)
6A

1
2
3
C
4A

7
6
5
CDRH-1205-100 8 Z2008 24 17 Z2024 1 3 1 2
6mm PC32 PC29 PC34 PC38 DL3 LX5

C
5
6
7
+ PC33 + + + + PD8 4 Z2009 1 19 Z2025 8 CDRH125-100
CSH3 DL5 6mm
10QS06 PQ7 1:2.2
47U 220U 220U 220U 220U Si4812 2 14 Z2026 4 PQ8 PD7

3
2
1
CSL3 CSH5 Si4812 10QS06

A
PR23 Z2010 3 13 PR 184 + PC30 + PC31 + PC37 + PC28

1
2
3
R FB3 CSL5

A
12 Z2027 R 150U 150U 150U 47U
FB5

5
V DD 12VR
9
REF
PR 182
PR22 Z2011 15 12V+ 12V
2.5V S EQ
PR 185
0
0 4 0.1A PR 179 0
PC 126 12VOUT 0
1U
PC 125
VL PR20 0 Z2012 10 28 3VON
S KIP 3V ON
4.7U/25V
11 7 5VON
RES ET 5V ON
PR 181
PR21 VL Z2013 6 SY NC SH DN
23 Z2031 PR19 1K V+
R
0 8 20
PR 180 GND PGND PC39
R
MA X1632 0.1U

12V+
PQ44
Si4800 PR 183 10K 5VON
VDD3+ (27,29) PWR_ON+
8 VCC3+ PJ 6 VCC3
7 3
6 2 1 2
PR 173 PR 167 5 1 PR 157 10K 3VON
(29) VDD_ON
4
100K 100K 5mm

Z677
Z676 PC 136 PC 116 PC 137 PC 108 PC 110 PC 127
D

PC 117 0.1U 10U 0.1U 10U 0.1U 0.1U


G G 0.1U
(27,29) PWR_ON+ PR 172 0 Z695
PQ46 PQ47
2N7002 2N7002
S

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T it le
VDD3,VCC3,VCC,12V
Siz e Document Number Rev
Cus tom 0200-27.SCH 71-22C00-D02 A

Date: Friday, N ovember 10, 2000 Sheet 28 of 31

B - 28
Schematic Diagrams

VC

12V+
P Q11
S i48 00
PR1 VDD1.8+ 8 VCC1.8+ P J4 VCC1.8
0 7 3
6 2 2A 1 2
P R29 P R28 5 1
4
Z698 100K 100K 3m m

Z680
PR27 Z679 P C55
10

D
A
PC10 P C51 1 0U
PD11
10U Z688 (27,28) PWR_ON+
G G 0 .1U
RB751V P Q13 P Q12
PC54 B+ 2N7002 2N7002

S
C
B+ 10U

14

15
PU3 Z3301

8
PC50 PC46 PC49 PC45

V DD

V CC
PC53 0.1U 17 19 PQ1 0A
V+ BS T 0.1U
PR187 10U 10U 10U
1 Z3303 Z7552 SI4818
DH
PR30
Z3304 3 PC52 5.1 VDD1.8+ P J3 VDD1.8
(28) VDD_ON /S HDN
0.1U
2A

1
10K 20 Z3313 PL1 SD104-100 1 2
Z3305 6 LX
ILIM

5
6
7
13 Z3312 SHORT
DL + PC2 P C47 P C48
PR25 0 PL2 BC3316F-120M
Z3306 18 12 4 PQ10B 47U 10U 10U
/SKIP PGND
PR34 R 5 Z3311 SI4818
PR2 OUT
Z3307 7

3
REF 4 Z3310
FB
75K
16 10 PR33 0 VDD3+
T ON PGOOD

A GN D
PR3 PC7 P Q25
PR24 PR35 PR32 2K /F DT A 114EUA

NC
NC
NC
100K 33K R 1U E C
PWR_ON+ (27,28)
MA X1714

11
8
9
2
PR31 PC58 PC57 33P P R87
PR26 P R94
Z698 Z3308 2.49K/F 0.1U 1 0K
10K

Z7 08 B
R
PWR_ON
PW R_ON (23,31)

D
PQ26
PWR_ON# G 2N7002 P Q28
(10 ,23,24) PWR_ON# G 2N7002

S
PD28

S
1S S355
PD25 C A
1N41 48 PR178 0
A C VC VDD P Q41
VA VIN1 (28)
PU9 S I23 05
PQ45 2SB 1198 MIC295 1(S O8) P R171 D S Z7 05 P R148 0
VCC+ VC
(16,17,27,28,31) B+ Z456A C 8 1
VI VO 2 VDD_ON (28) G
VO

3
PD27 10K
1N41 48 PC107 3 5 P R146

GN D

V CC
PR1 74 ON/OFF A DJ

C
Z687 PC120 PC119 PZD3 P D24 10 0K

6
7
4.7U/25V 1S S355
100K 2
RE SE T

Z4 55
PR1 75 10U 0.1U ZD5.6V C A Z7 06

6
7

GN D
(23,31) PWR_ON
PS M P U10
10K T CM809

C
Z7 00

Z745 PC115 0.1U P Q37

1
PD30 PR1 66 P R147 100K Z7 07 B
A C Z686 12 V+ DT C114EUA
(27,28) PWR_ON+
P C106 P C105
1SS355 R PD26
D

SW5 1S S355
PD33 PQ48 C A

E
PR1 77
(16,17,27,28,31) B+
1 3 Z689 A C Z6 85 Z684 G 0 .1U 0 .1U
2N7002 PR149
2 4 1SS355 100K
S

VDD3+ PWRSW# (10)


PR1 76
POWER SW. 4P PC1 23 10K D
100K 0.1U PD32
1S S355 PR170 PQ43
A C Z762 Z683 G
2N70 02
330K
S

PR169 PC109
100K 1U
ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
T itle
VDD1.8,VCC1.8
Size Document Number Rev
Custom 0200-28.SCH 71-22C00-D02 A

Date: 0 3:17:15 Sheet 29 of 31

B - 29
Service Manual

VCC+ VC

C
PR111 PR118
PR79 0 R PR115 PR114 PR77 PR75 PR110 PR88 PR74 PR68 PD18 PD17
R 51K R 47K R R 4.7K 4.7K 1SS355 1SS355
100 K Z66
PU5
6

A
PC4 SHDN_CTL#
21 5
(23) ALERT # ESV PC5 4
PC6 FULL_LED# (31)
8 3
AC_IN PB1/T CAP PC7
22
VC PA0/PWM0 PWM_CT L (31)
15 23
Vdd PA1/PWM1 24 CHG_CT L (31)
PA2/PWM2 25
PR73 PR121 PR113 PR112 PC87 PC99 BUS_CTL
R 10K 10K 10K 1U PA3/PWM3 26
10U
PA4/SCL0 27 BAT _CL K (25 ,31)
7 PA5/SDA0 2 PR117 0 BAT _DA (25 ,31)

C
(31) IRQ# IRQ / Vpp PA6/SCL1 1 0
PR109
28 PA7/SDA1
Z65 PR126
RESET 14 0 PD19 PD16
PB7/AN0 13
PB6/AN1 1SS355 1SS355
Z67 9 12 PR78 PR76
PB2/CS0(OSC1) PB5/AN2 11 0 R

A
PB4/AN3 18
PC80 PC98 PR124
10 TM 19 R
0.1 U 1U Z68
PB3/CS1(OSC2) CSA 20
16 VM 17 CHG_I (31)
VSS CAP(ADC) VC
PR123 PR122 WIN719(SOIC-28) PR69
R R 510K(R)
PC81
1UF/16V(A)

PU6
6
21 PC4 5
ESV PC5 4
8 PC6 3 Z69
PB1/T CAP PC7
22 VC
15 PA0/PWM0 23
Vdd PA1/PWM1 24 Z70
PA2/PWM2 25
PA3/PWM3 26
VA VC VC PA4/SCL0 27
PA5/SDA0 PR101
7 2 Z71 PR80 1K/F
IRQ / Vpp PA6/SCL1 1 14K/B
Z72
28 PA7/SDA1
RESET 14
PR134 PR128
100K 10K PB7/AN0 13 Z73 3_5V
9 PB6/AN1 12 Z74
PB2/CS0(OSC1) PB5/AN2 11
C

PB4/AN3 V_BAT (31)


18 PC130 PR190

C
AC_IN# (31) 10 TM 19 T EMP (31)
PQ32 0.1 U PD34 20K_1%
Z57 B D PB3/CS1(OSC2) CSA 20 PR100 AS2 431
DT C114 EUA 16 VM 17 R
PQ31 Z75 100K/F(R) Z833
G S2N7 002 VSS CAP(ADC)
WIN719(SSOP-28) PC94 PC89 PC100 PC82 PC95

A
E

PR135 1U 1U 1U 1U 1U PR191
R AC_IN
51K_1%

PR127
10K

PR119
(31) FULL_LED# BAT FULL# (23 ,24)
0
PD29
PR165 1SS355 VC VCC3+
2M
Z763 C A VCC3+
SHDN_CT L#
T P_SHDN
PR133
PR188 PR141 47K
1M SHDN_POINT 100K/F PR131
(31) BAT + 47 K PR132 PD23
PU8 A 10 K A C
SHUT DOWN (26)
3
LM339
PQ38 PR143 7 + 1SS355 Hi => Shu tdowm sys tem
DT A114 EUA 22K/F 1 Z462 PQ33
PR70 E C 6 - 2N3 904
(31) BAT
Z63
(31) CHG_CT L BAT CHA (24)
12

10 K PR144
13.7K/F(0805) PD22
Z694 Z460 A C
Z709
B

Z463

1 SS355
PR142
1 0K/F
C

PC103
PR151 PQ42
Z710 B D 0.1 U PQ36
VC DT C114 EUA PR150 PQ34 PR140 PC104 D 2N7 002
10K (31) LI_HI Z468 G S2N7002 100K/F 1U
S G
10K AC_IN
E

ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
Tit le
CHARGER-1
Size Document Number Rev
Cus tom 0200-29.SCH A
71-22C00-D02
Date: 02:10:04 Sheet 30 of 31

B - 30
Schematic Diagrams

CON1 PL 3 PF1 PL 5
Z618 1 2 Z617 Z616 1 2
1 AD
2 0(12 06) 0(1206)
3 5A
PC3 PC1 PC4 PC6 PC5
P OW ER JACK PD4 PR1 6
10 00P 0.1U 0.1U 0.1U 0.1U E C Z71 1 A C Z74 1
VA BAT (30)
1N414 8(R) 2 K(12 06)(R)
PQ4
DTA11 4EUA(R)

B
PR5 5

Z60 6
PD1 1 00K(R)
VA
60 QC04 (T O-2 52)
A1 C VC
B+
PR4 100m(2512)

D
A2 TOT AL
AD VC PQ1 6
PC6 1 PR10 4 VA Z60 4G
0.1U 10K/F 2N700 2(R)

S
PR10 7

Z60 7
D
PR10 6 100K/F PR103
PR11 6 10K/F PU7A PQ1 9 PD2
IRQ# (30)

4
LM32 4 R PR10 2 (30) FULL_LED#
G 2N700 2(R) 60QC04 (T O-2 52)
10K/F Z5 4 A C Z41 6 3 20K A1 C

D
+ B+
1 Z21 6

S
Z21 4 PQ2 7 (30) BAT
P C9 7 PD2 0 2 2N390 4 PQ1 5 A2

D
-
Z56 5 + C 1 SS35 5(R) BAT YPE
G PC13 8 PC13 9
7 Z5 3 2N700 2(R)

11
6 G

S
PR10 5 - PR130 PR12 9 PC10 1 (30) AC_IN# PC9 0 0.1U PC5 9 0.1U
PU7B P Q2 9 1U 0.1U

S
100K/F LM32 4 2M 11.3K/F 1U 2N700 2

VA PR5 7 40m(1206)
PQ5 PL 8
PR5 9 P C2 4 Si 443 1 CDRH-1205-470
100K 100U/25V 8 Z415 Z4 2 PR5 6 40m(1206) Z5 0 A C
3 7 BAT (30)

C
PC2 5 2 6 PD5

A
PC2 6 1 5 PC2 7 PC7 7 P C7 8 PC76 RB05L -A
22U/25V 0.1U PD1 3 4 PR9 6 PR9 2 PC14 0 PC14 1
PD1 4 100U/25V 22U/25V 22U/25V 0.1U 2K/F 2K/F
1N4148 RB05 L 0.1U 0.1U PF2

A
7A
E

C
PQ20 Z74 0
DTA 11 4EUA Z4 3
Z738
Z736 B PC9 2 CON2
PR60 PR6 1 PR9 7 C Z65 9

C
2K(0805) 2K(0805) 499K/F 1
PQ2 1 2
C

(2 5,30) BAT_ DA 3
C

178 2 PZD2 PR10 8 PD2 1 PR9 9


PQ22 PC2 3 ZD9.1V(LL34) Z41 6 Z417 C A Z43 5 (2 5,30) BAT _CLK 4
(30) CHG_CT L B 0.0 01U VC (30) T EMP 5
DTC11 4EUA 100K/F 10 6

A
1 00K/F 1 SS 35 5 +
PC9 6 8 7
PD1 5

C Z41 6
Z72 3 C A Z739 1U - 9 Z32 2 BAT CON
PU7C PR19 2
E

LM32 4 10 K(0603)
1N414 8
PU4 P R7 2
8 1 (30) CHG_I PR98 499K/F Z83 1 B
11 Q1-C 1IN+ 9 PR6 3
Z73 7 1 2 Q2-C Q1 -E 10 R 40.2K/F P Q4 9
13 VCC Q2 -E 16 Z43 0 PR6 2 0
P_CV PC131 PR6 7 Z5 1 PC9 3 0.1U

D
Z3 7 5 MODE 2IN+ 15 Z4 4 10K/F DTC11 4E UA
6 CT 2IN- 14

E
Z3 8 Z4 1 0.1U P Q5 0
Z4 9 4 RT VREF 2 G
3 DEAD 1IN- 7 (30) BAT + PW R_ ON 2N700 2
COMP GND

S
PC7 9
P C8 6 PR86 PR9 3 T L59 4(SO-16) 1U VC
10 00P 10K 1 00K PC84 PR6 4 PR6 6 PR16 1
Z39 PR8 5 5.1K Z4 0 PR6 5 0 R 25.5K/F
6.8K
0.1U
V _BAT (30) PR13 8
PC8 5 0.1U Z42 7 PR14 5 PR13 7 68K
1 00K 47K
P R9 1 PR16 0 PR15 3 PR15 2 PU8B
SET_I

3
R PR15 4 R R
1M + 5LM33 9
VC T EMP (30)
4.53K/F(08 05) Z712 2
BAT YPE
PR84 4 Z76

D
-
15K/F
PQ3 9

12
PR8 2 2N700 2 G PC10 2
LI_HI (30) (30) LI_HI
2K/F(R) PR13 9

S
PR8 3 10K 0.1U
11K/F (30) BA T +
PR8 9 PR9 5
Z42 5

5.1K 5.1K PQ2 4 PR13 6


D

D
(30) PWM_CT L Z5 5 Z58 3 1 2 + 2N700 2(R) 100K
14 PR16 2 PQ3 5
13 - G Z830 20K/F 2N7002 G Z71 4
100K(R) PW R_ ON (23,29)
PU7D PR81
S

S
PR9 0 P C8 8 PC9 1 LM32 4 P_CV
3.3K 10U 1U
PC83
1U(R)
Z58 4 PR15 6 PR15 5
PR16 3 PR16 4 R 27K/F
12K/F R
Z71 3

D
PQ4 0 ÂÅ ¤ Ñ ¹q ¸£ CLEVO CO.
2N700 2 G T itle
LI_HI (30)
CHARGER-2

S
Size Document Number Rev
Cu stom 0200-30.SCH A
71-22C00-D02
Date: Monday, March 05, 2001 Sheet 31 of 31

B - 31
Service Manual

+5VSB

J1
+5VS F1 2A +5VSB
1
2 BRIGH-ADJ
3 LIGHT-ON
4
5 SCRD LED#
CAP LED# J2
6 C1 2 T1 7 C2 68p/3kv HV 1
7 NVM LED# 1
2
8 IDE LED# 2
47u
9 FDD LED#
10 5 6 3 1 LV
+5VSB
HEADER 10 CIUH8D45 CR1
17:2600
R9 150K/F BAV99L

2
R10
R32
100K
22K/F R8

22 R22 R
(0~2.5V) Vref _2.5
Vref _2.5

C11 R11 R12 66.5K/F


U2
R13 0.1u 12K/F 1 16
2 REF VDD 15 U3
100K/F 3 HCLMP RT 14 C12 470p 2 8
R1 4 LCLMP CT 13 1 7 C8 10u
+5VSB 5 SCP OPS 12
6 ADJ ENA 11
100K/F 7 FB NDR 10 4 6
C14 R17 8 CMP PDR 9 3 5
GND SST
0.1u 196K/F OZ965
R24 R25 R26 R28 R33 R2 C15 Si4532
R23 C16 C7 C9
560 560 560 560 560 1M 0.1u R31 510K
15K 1u 2.2u 0.1u
C19
D1 D2 D3 D4 D5
1u R30
LE D

LE D

LE D

LE D

LE D

1K

R27 100K
SCRD LED#

CAP LED#
C18 R29
NVM LED#
470p 750/F
IDE LED#

FDD LED#

CLEVO CO.
Title
CCFL Smart Inv erter

Size Document Number Rev


2200 , 2200S , 2200C , 2700S 2.2

Date: Thursday , December 14, 2000 Sheet 1 of 1

B - 32
Switch Settings

Appendix C: Switch Settings

Clock Settings (SW6)

CPU (FSB) SDRAM SW6-1 SW6-2 SW6-3 SW6-4 SW6-6


66 PC-133 OFF OFF OFF OFF ON
66 PC-100 OFF OFF OFF OFF OFF
100 PC-100 ON OFF OFF OFF OFF
100 PC-133 ON OFF ON OFF OFF
133 PC-133 ON ON ON OFF OFF

C-1
Service Manual

Panel ID Settings (SW7)

SIZE BRAND Model No. SW7-1 SW7-2 SW7-3 SW7-4


LG LP133X7-C2CC ON ON OFF OFF
ADT L133X2-1 ON ON OFF OFF
13.3"
UNIPAC UP133X01 ON ON OFF OFF
HYUNDAI HT13X14 ON ON ON OFF
LG LP141X5 ON ON OFF OFF
ADT L141X1 ON ON OFF OFF
CPT CLAA141XB01 ON ON OFF OFF
14.1"
CPT CLAA141XC01 ON ON OFF OFF
UNIPAC UP141X01 ON ON OFF OFF
HYUNDAI HT14X13 ON ON ON OFF

C-2

Potrebbero piacerti anche