Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
NCV33067
High Performance
Resonant Mode Controllers
The MC34067/MC33067 are high performance zero voltage switch
resonant mode controllers designed for off−line and dc−to−dc
converter applications that utilize frequency modulated constant
www.onsemi.com
off−time or constant deadtime control. These integrated circuits
feature a variable frequency oscillator, a precise retriggerable
MARKING
one−shot timer, temperature compensated reference, high gain wide
DIAGRAMS
bandwidth error amplifier, steering flip−flop, and dual high current
totem pole outputs ideally suited for driving power MOSFETs.
Also included are protective features consisting of a high speed fault
16
comparator and latch, programmable soft−start circuitry, input 16
undervoltage lockout with selectable thresholds, and reference MC3x067P
1
PDIP−16 AWLYYWWG
undervoltage lockout. These devices are available in dual−in−line and
P SUFFIX
surface mount packages. 1
CASE 648
Features
• Zero Voltage Switch Resonant Mode Operation
• Variable Frequency Oscillator with a Control Range 16
Exceeding 1000:1 16
• Precision One−Shot Timer for Controlled Off−Time MC3x067DW
1 AWLYYWWG
• Internally Trimmed Bandgap Reference
SOIC−16W
• 4.0 MHz Error Amplifier DW SUFFIX
• Dual High Current Totem Pole Outputs CASE 751G 1
• Selectable Undervoltage Lockout Thresholds with Hysteresis
• Enable Input x
A
= 3 or 4
= Assembly Location
• Programmable Soft−Start Circuitry WL = Wafer Lot
• Low Startup Current for Off−Line Operation YY = Year
• NCV Prefix for Automotive and Other Applications Requiring
WW
G
= Work Week
= Pb−Free Package
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
• These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
PIN CONNECTIONS
Compliant
15
VCC
OSC Charge 1 16 One-Shot RC
Enable / 9 VCC UVLO / 5.0 V 5
UVLO Adjust Enable Vref
Reference OSC RC 2 15 VCC
1
OSC Charge
Variable Vref UVLO OSC Control Current 3 14 Drive Output A
2
OSC RC Frequency
Oscillator 3 Oscillator GND 4 13 Power GND
Control Current 14
Output A Vref 5 12 Drive Output B
16
One-Shot One-Shot Steering Error Amp Out 6 11 CSoft-Start
Flip-Flop 12
Output B Inverting Input 7 10 Fault Input
Error Amp 6 2.5 V
Output Clamp 13 Enable/UVLO
Noninverting 8 Pwr GND Noninverting Input 8 9
Adjust
Input
Inverting Input 7 (Top View)
Error
11 Amp Soft-Start 10
Soft-Start Fault Detector/
Latch Fault Input
ORDERING INFORMATION
See detailed ordering and shipping information in the package
4 Ground dimensions section on page 2 of this data sheet.
Figure 1. Simplified Block Diagram
MAXIMUM RATINGS
Rating Symbol Value Unit
Power Supply Voltage VCC 20 V
Drive Output Current, Source or Sink (Note 1) IO A
− Continuous 0.3
− Pulsed (0.5 ms), 25% Duty Cycle 1.5
Error Amplifier, Fault, One−Shot, Oscillator and Soft−Start Inputs Vin − 1.0 to + 6.0 V
UVLO Adjust Input Vin(UVLO) − 1.0 to VCC V
Power Dissipation and Thermal Characteristics
DW Suffix, Plastic Package, Case 751G
TA = 25°C PD 862 mW
Thermal Resistance, Junction−to−Air RqJA 145 °C/W
P Suffix, Plastic Package, Case 648
PD 1.25 W
TA = 25°C 100 °C/W
RqJA
Thermal Resistance, Junction−to−Air
Operating Junction Temperature TJ + 150 °C
Operating Ambient Temperature TA °C
MC34067 0 to + 70
MC33067, NCV33067 − 40 to + 85
ORDERING INFORMATION
Device Package Shipping†
MC33067DWG SOIC−16W 47 Units / Rail
(Pb−Free)
www.onsemi.com
2
MC34067, MC33067, NCV33067
ELECTRICAL CHARACTERISTICS
(VCC = 12 V [Note 2], ROSC= 18.2 k, RVFO = 2940 W, COSC = 300 pF, RT = 2370 W, CT = 300 pF, CL = 1.0 nF. For typical values
TA = 25°C, for min/max values TA is the operating ambient temperature range that applies (Note 3), unless otherwise noted.)
Characteristic Symbol Min Typ Max Unit
REFERENCE SECTION
Reference Output Voltage (IO = 0 mA, TJ = 25°C) Vref 5.0 5.1 5.2 V
Line Regulation (VCC = 10 V to 18 V) Regline − 1.0 20 mV
Load Regulation (IO = 0 mA to 10 mA) Regload − 1.0 20 mV
Total Output Variation Over Line, Load, and Temperature Vref 4.9 − 5.3 V
Output Short Circuit Current IO mA
(0°C to 70°C) 30 100 190
(−40°C to 85°C) 25 100 225
Reference Undervoltage Lockout Threshold Vth 3.8 4.3 4.8 V
ERROR AMPLIFIER
Input Offset Voltage (VCM = 1.5 V) VIO − 1.0 10 mV
Input Bias Current (VCM = 1.5 V) IIB − 0.2 1.0 mA
Input Offset Current (VCM = 1.5 V) IIO − 0 0.5 mA
Open Loop Voltage Gain (VCM = 1.5 V, VO = 2.0 V) AVOL 70 100 − dB
Gain Bandwidth Product (f = 100 kHz) GBW MHz
TA = 25°C 3.0 5.0 −
TA = Tlow to Thigh 2.7 − −
Input Common Mode Rejection Ratio (VCM = 1.5 V to 5.0 V) CMR 70 95 − dB
Power Supply Rejection Ratio (VCC = 10 V to 18 V, f = 120 Hz) PSR 80 100 − dB
Output Voltage Swing V
High State (Isource = 2.0 mA) VOH 2.8 3.2 −
Low State (Isink = 4.0 mA) VOL − 0.6 0.8
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. Maximum package power dissipation limits must be observed.
2. Adjust VCC above the Startup Threshold voltage before setting to 12 V.
3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
4. Tlow = 0°C for MC34067
= − 40°C for MC33067, NCV33067
Thigh = + 70°C for MC34067
= + 85°C for MC33067, NCV33067
www.onsemi.com
3
MC34067, MC33067, NCV33067
ELECTRICAL CHARACTERISTICS (continued) (VCC = 12 V [Note 6], ROSC= 18.2 k, RVFO = 2940 W, COSC = 300 pF,
RT = 2370 W, CT = 300 pF, CL = 1.0 nF. For typical values TA = 25°C, for min/max values TA is the operating ambient temperature range
that applies (Note 7), unless otherwise noted.)
Characteristic Symbol Min Typ Max Unit
OSCILLATOR
Frequency (Error Amp Output Low) kHz
Total Variation (VCC = 10 V to 18 V, TA = TLow to THigh) fOSC(low) 490 525 550
DRIVE OUTPUTS
Output Voltage V
Low State (ISink = 20 mA) VOL − 0.8 1.2
Low State (ISink = 200 mA) − 1.5 2.0
High State (ISource = 20 mA) VOH 9.5 10.3 −
High State (ISource = 200 mA) 9.0 9.7 −
Output Voltage with UVLO Activated (VCC = 6.0 V, ISink = 1.0 mA) VOL(UVLO) − 0.8 1.2 V
Output Voltage Rise Time (CL = 1.0 nF) tr − 20 50 ns
Output Voltage Fall Time (CL = 1.0 nF) tf − 15 50 ns
FAULT COMPARATOR
Input Threshold Vth 0.93 1.0 1.07 V
Input Bias Current (VPin 10 = 0 V) IIB − − 2.0 − 10 mA
Propagation Delay to Drive Outputs (100 mV Overdrive) tPLH(In/Out) − 60 100 ns
SOFT−START
Capacitor Charge Current (VPin 11 = 2.5 V) Ichg 4.5 9.0 14 mA
Capacitor Discharge Current (VPin 11 = 2.5 V) Idischg 3.0 8.0 − mA
UNDERVOLTAGE LOCKOUT
Startup Threshold, VCC Increasing Vth(UVLO) V
Enable/UVLO Adjust Pin Open 14.8 16 17.2
Enable/UVLO Adjust Pin Connected to VCC 8.0 9.0 10
Minimum Operating Voltage After Turn−On, VCC Decreasing VCC(min) V
Enable/UVLO Adjust Pin Open 8.0 9.0 10
Enable/UVLO Adjust Pin Connected to VCC 7.6 8.6 9.6
Enable/UVLO Adjust Shutdown Threshold Voltage Vth(Enable) 6.0 7.0 − V
Enable/UVLO Adjust Input Current (Pin 9 = 0 V) Iin(Enable) − − 0.2 − 1.0 mA
TOTAL DEVICE
Power Supply Current (Enable/UVLO Adjust Pin Open) ICC mA
Startup (VCC = 13.5 V) − 0.5 0.8
Operating (fOSC = 500 kHz) (Note 6) − 27 35
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
5. Maximum package power dissipation limits must be observed.
6. Adjust VCC above the Startup Threshold voltage before setting to 12 V.
7. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
8. Tlow = 0°C for MC34067
= − 40°C for MC33067, NCV33067
Thigh = + 70°C for MC34067
= + 85°C for MC33067, NCV33067
www.onsemi.com
4
MC34067, MC33067, NCV33067
0.35 60
VOL, OUTPUT LOW STATE VOLTAGE (V)
VCC = 12 V
0.30 COSC = 500 pF CT = 200 pF
Figure 4. Error Amp Output Low State Voltage Figure 5. One−Shot Timing Resistor
versus Oscillator Control Current versus Period
V ref , REFERENCE OUTPUT VOLTAGE CHANGE (mV)
50 50
A VOL, OPEN LOOP VOLTAGE GAIN (dB)
Gain RL = 100 k
30 TA = 25°C 70 -10
20 80 -20
*Vref = 5.1 V VCC = 12 V
10 90
-30 RL = ∞
*Vref at TA = 25°C
Phase
0 100
Phase -40
-10 Margin 110
= 64° -50 *Vref = 5.2 V
-20 120
10 k 100 k 1.0M 10M -55 -25 0 25 50 75 100 125
f, FREQUENCY (Hz)
∇
Figure 6. Open Loop Voltage Gain and Phase Figure 7. Reference Output Voltage Change
versus Frequency versus Temperature
www.onsemi.com
5
MC34067, MC33067, NCV33067
Figure 8. Reference Output Voltage Change Figure 9. Drive Output Saturation Voltage
versus Source Current versus Load Current
1.6
0.8 VCC = 12 V
10% Pin 10 = Vref
TA = 25 °C
0
0 2.0 4.0 6.0 8.0 10
20 ns/DIV
Idchg, CAPACITOR DISCHARGE CURRENT (mA)
Figure 10. Drive Output Waveform Figure 11. Soft−Start Saturation Voltage
versus Capacitor Discharge Current
2000 24
TA = 25 °C
VCC = 12 V
CL = 1.0 nF
f, OPERATING FREQUENCY (kHz)
1600 20
TA = 25 °C
I CC, SUPPLY CURRENT (mA)
Enable/UVLO
16 Adjust Pin
1200
Open
12 (Solid Line)
800
8.0 Enable/UVLO
Adjust Pin
400 to VCC
4.0
(Dashed Line)
0 0
30 40 50 60 70 80 90 0 4.0 8.0 12 16 20
ICC, SUPPLY CURRENT (mA) VCC, SUPPLY VOLTAGE (V)
Figure 12. Operating Frequency Figure 13. Supply Current versus Supply Voltage
versus Supply Current
www.onsemi.com
6
MC34067, MC33067, NCV33067
VCC
15
50k 7.0k
Enable / 7.0k Vref
UVLO Adjust 5.1 V Vref
9 Reference 5
VCC UVLO
50k 8.0 V Vref UVLO
Vref 4.2/4.0 V
OSC Charge D1
Q1
Q2 14
1 Output A
Oscillator Steering
ROSC OSC RC Flip-Flop Power
COSC Q 13 Ground
2
IOSC T
4.9V/3.6 V RQ
One-Shot RC
4 Ground
5.1 V
COSC
3. 6 V
5.1 V
One-Shot
3.6 V
Output A
Output B
High State Error Amp output, minimum IOSC current Low State Error Amp output, maximum IOSC current
occurring at minimum input voltage, maximum load. occurring at maximum input voltage, minimum load.
www.onsemi.com
7
MC34067, MC33067, NCV33067
OPERATING DESCRIPTION
www.onsemi.com
8
MC34067, MC33067, NCV33067
ǒ Ǔ
1 Inverting Input
7
ƒ (min) Error
− Amp
R OSC COSC
5.1 − 3.6
IR = ε
ǒ Ǔ
OSC ROSC (eq. 3) Figure 17. Error Amplifier and Clamp
1
−
ƒ(min) R OSC COSC
1.5
= ε When the Error Amplifier output is coupled to the IOSC
R OSC
pin by RVFO, as illustrated in Figure 17, it provides the
Resistor RVFO can now be calculated by Equation 4: Oscillator Control Current, IOSC. The output swing of the
2.5 − V EAsat Error Amplifier is restricted by a clamp circuit to improve
RVFO = (eq. 4) its transient recovery time.
I(max) − I R
OSC
Output Section
One−Shot Timer The pulse(tOS), generated by the Oscillator and One−Shot
The One−Shot is designed to disable both outputs timer is gated to dual totem−pole output drives by the
simultaneously providing a deadtime before either output is Steering Flip−Flop shown in Figure 18. Positive transitions
enabled. The One−Shot capacitor (CT) is charged of tOS toggle the Flip−Flop, which causes the pulses to
concurrently with the oscillator capacitor by transistor Q1, alternate between Output A and Output B. The flip−flop is
as shown in Figure 16. The one−shot period begins when the reset by the undervoltage lockout circuit during startup to
oscillator comparator turns off Q1, allowing CT to guarantee that the first pulse appears at Output A.
discharge. The period ends when resistor RT discharges CT
to the threshold of the One−Shot comparator. The lower
threshold of the One−Shot is 3.6 V. By choosing CT, RT can VCC
by solved by Equation 5:
t OS t OS
RT = = Output A
C T ȏn 5.1
3.6
ǒ Ǔ 0.348 C T
(eq. 5) Steering
Flip-Flop
14
Power Ground
PWR 13
Errors in the threshold voltage and propagation delays Q GND
T
through the output drivers will affect the One−Shot period. VCC
RQ
To guarantee accuracy, the output pulse of the control chip
is trimmed to within 5% of 250 ns with nominal values of RT
and CT. Output B
The outputs of the Oscillator and One−Shot comparators 12
are OR’d together to produce the pulse tOS, which drives the PWR
Flip−Flop and output drivers. The output pulse (tOS) is GND
initiated by the Oscillator and terminated by the One−Shot
comparator. With zero voltage resonant mode converters,
Figure 18. Steering Flip−Flop and Output Drivers
the oscillator discharge time should never be set less than the
one−shot period.
www.onsemi.com
9
MC34067, MC33067, NCV33067
The totem−pole output drivers are ideally suited for driving The MC34067 utilizes a unique design that virtually
power MOSFETs and are capable of sourcing and sinking eliminates cross conduction, thus controlling the chip power
1.5 A. Rise and fall times are typically 20 ns and 15 ns dissipation at high frequencies. A separate power ground pin
respectfully when driving a 1.0 nF load. High source/sink is provided to isolate the sensitive analog circuitry from large
capability in a totem−pole driver normally increases the risk transient currents.
of high cross conduction current during output transitions.
VCC
15
50k 7.0k
UVLO 4.2/4.0 V
www.onsemi.com
10
MC34067, MC33067, NCV33067
APPLICATIONS INFORMATION
The MC34067 is specifically designed for zero voltage The desired resonant frequency for the application circuit
switching (ZVS) quasi−resonant converter (QRC) is calculated by Equation 6:
applications. The IC is optimized for double−ended 1
push−pull or bridge type converters operating in continuous ƒr = (eq. 6)
conduction mode. Operation of this type of ZVS with 2π L L 2C R
resonant properties is similar to standard push−pull or bridge In the application circuit, the operating voltage is low and
circuits in that the energy is transferred during the transistor the value of COSS versus Drain Voltage is known. Because
on−time. The difference is that a series resonant tank is the COSS of a MOSFET changes with drain voltage, the
usually introduced to shape the voltage across the power value of the CR is approximated as the average COSS of the
transistor prior to turn−on. The resonant tank in this MOSFET. For the application circuit the average COSS can
topology is not used to deliver energy to the output as is the be calculated by Equation 7:
case with zero current switch topologies. When the power 1
CR = 2 * C OSS measured at V (eq. 7)
transistor is enabled the voltage across it should already be 2 in
zero, yielding minimal switching loss. Figure 21 shows a The MOSFET chosen fixes CR and that LL is adjusted to
timing diagram for a half−bridge ZVS QRC. An application achieve the desired resonant frequency.
circuit is shown in Figure 22. The circuit built is a dc to dc However, the desired resonant frequency is less critical
half−bridge converter delivering 75 W to the output from a than the leakage inductance. Figure 21 shows the primary
48 V source. current ramping toward its peak value during the resonant
When building a zero voltage switch (ZVS) circuit, the transition. During this time, there is circulating current
objective is to waveshape the power transistor’s voltage flowing through the secondary inductance, which
waveform so that the voltage across the transistor is zero effectively makes the primary inductance appear shorted.
when the device is turned on. The purpose of the control IC Therefore, the current through the primary will ramp to its
is to allow a resonant tank to waveshape the voltage across peak value at a rate controlled by the leakage inductance and
the power transistor while still maintaining regulation. This the applied voltage. Energy is not transferred to the
is accomplished by maintaining a fixed deadtime and by secondary during this stage, because the primary current has
varying the frequency; thus the effective duty cycle is not overcome the circulating current in the secondary. The
changed. larger the leakage inductance, the longer it takes for the
Primary side resonance can be used with ZVS circuits. In primary current to slew. The practical effect of this is to
the application circuit, the elements that make the resonant lower the duty cycle, thus reducing the operating range.
tank are the primary leakage inductance of the transformer
(LL) and the average output capacitance (COSS) of a power
MOSFET (CR).
www.onsemi.com
11
MC34067, MC33067, NCV33067
The maximum duty cycle is controlled by the leakage so that the output switch is activated while the primary
inductance, not by the MC34067. The One−Shot in the current is slewing but before the current changes polarity.
MC34067 only assures that the power switch is turned on The resonant stage should then be designed to be as long as
under a zero voltage condition. Adjust the one−shot period the time for the primary current to go to 0 A.
5.1 V
COSC
3.6 V
5.1 V
One-Shot 3.6 V
Drive Output A
Drive Output B
Vin
0V
+ Iprimary
Primary Current 0A
- Iprimary
Vin/Turns Ratio
www.onsemi.com
12
VCC
10 15
Vin
36 V to 56 V
Reference
9 5 500pF 51/0.5W
100 1.0
T1
L1 L2
MTP33N10E MBR2535
1 1.0 CTL Vout
1N5819 T2 30 2 5.0 V
330pF 18k 1.0k
14
2 T3
13 500pF 51/0.5W
16 1.0k 100 1N5819 x 4
100pF 12 1N5819
2.7k 3
1.1k
10k 6 10 3.9k
1.6k 330pF
1500pF 220pF 470pF 470
8
16k
7
13
0.01 11
www.onsemi.com
T1 = Primary: 12 turns #48 AWG (1300 strands litz wire)
Secondary: 6 turns center tapped #48 AWG (1300 strands litz wire)
Core: Philips 3F3 4312 020 4124
Bobbin: Philips 4322 021 3525
Primary Leakage Inductance = 1.0 μH
T2 = All windings: 8 turns #36 AWG
MC34067, MC33067, NCV33067
(Top View)
(Bottom View)
5.0″
3.875″
www.onsemi.com
14
MC34067, MC33067, NCV33067
PACKAGE DIMENSIONS
PDIP−16
P SUFFIX
CASE 648−08
ISSUE U
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
D A 2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
16 9 E AGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.
H 4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH
OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
NOT TO EXCEED 0.10 INCH.
E1 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
TO DATUM C.
6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE
1 8 LEADS UNCONSTRAINED.
b2 c 7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE
NOTE 8 B END VIEW LEADS, WHERE THE LEADS EXIT THE BODY.
TOP VIEW WITH LEADS CONSTRAINED 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE
NOTE 5 CORNERS).
A2
INCHES MILLIMETERS
e/2 A DIM MIN MAX MIN MAX
NOTE 3
A −−−− 0.210 −−− 5.33
L A1 0.015 −−−− 0.38 −−−
A2 0.115 0.195 2.92 4.95
b 0.014 0.022 0.35 0.56
b2 0.060 TYP 1.52 TYP
A1 SEATING C 0.008 0.014 0.20 0.36
C PLANE M D 0.735 0.775 18.67 19.69
D1 D1 0.005 −−−− 0.13 −−−
e eB E 0.300 0.325 7.62 8.26
END VIEW E1 0.240 0.280 6.10 7.11
16X b
e 0.100 BSC 2.54 BSC
NOTE 6
0.010 M C A M B M eB −−−− 0.430 −−− 10.92
SIDE VIEW L 0.115 0.150 2.92 3.81
M −−−− 10 ° −−− 10 °
www.onsemi.com
15
MC34067, MC33067, NCV33067
PACKAGE DIMENSIONS
SOIC−16W
DW SUFFIX
CASE 751G−03
ISSUE D
NOTES:
D A 1. DIMENSIONS ARE IN MILLIMETERS.
q 2. INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14.5M, 1994.
16 9 3. DIMENSIONS D AND E DO NOT INLCUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
M
h X 45 _
M
0.25
MATERIAL CONDITION.
MILLIMETERS
DIM MIN MAX
1 8 A 2.35 2.65
A1 0.10 0.25
B 0.35 0.49
16X B B C 0.23 0.32
D 10.15 10.45
0.25 M T A S B S E 7.40 7.60
e 1.27 BSC
H 10.05 10.55
h 0.25 0.75
L 0.50 0.90
0_ 7_
A
q
L
SEATING
14X e PLANE
A1
T C
SOLDERING FOOTPRINT
16X 0.58
11.00
16X
1.62 1.27
PITCH
DIMENSIONS: MILLIMETERS
ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed
at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets
and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended,
or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which
the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable
copyright laws and is not for resale in any manner.
www.onsemi.com MC34067/D
16