Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Applications
• Switch-Mode Power Supplies
• Motor Controls
• Pulse Transformer Driver
• Class D Switching Amplifiers
Package Types(1)
8-Pin CERDIP/ TC4420 TC4429 8-Pin DFN(2) TC4420 TC4429 5-Pin TO-220
PDIP/SOIC
Tab is
VDD 1 8 VDD VDD Common
VDD 1 8 VDD VDD
TC4420 to VDD
INPUT 2 TC4420 7 OUTPUT OUTPUT INPUT 2 7 OUTPUT OUTPUT
NC 3 TC4429 6 OUTPUT OUTPUT TC4429 TC4420
NC 3 6 OUTPUT OUTPUT
GND 4 5 GND GND TC4429
GND 4 5 GND GND
VDD
OUTPUT
GND
INPUT
GND
VDD
TC4429
Inverting
500 µA
300 mV
Output
Input TC4420
Non-Inverting
4.7V
GND
Effective
Input
C = 38 pF
DC CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, TA = +25°C with 4.5V VDD 18V.
Parameters Sym Min Typ Max Units Conditions
Input
Logic ‘1’, High Input VIH 2.4 1.8 — V
Voltage
Logic ‘0’, Low Input Voltage VIL — 1.3 0.8 V
Input Voltage Range VIN –5 — VDD+0.3 V
Input Current IIN –10 — +10 µA 0VVINVDD
Output
High Output Voltage VOH VDD – 0.025 — — V DC TEST
Low Output Voltage VOL — — 0.025 V DC TEST
Output Resistance, High ROH — 2.1 2.8 IOUT = 10 mA, VDD = 18V
Output Resistance, Low ROL — 1.5 2.5 IOUT = 10 mA, VDD = 18V
Peak Output Current IPK — 6.0 — A VDD = 18V
Latch-Up Protection IREV — > 1.5 — A Duty cycle2%, t 300 µsec
Withstand Reverse Current
Switching Time (Note 1)
Rise Time tR — 25 35 ns Figure 4-1, CL = 2,500 pF
Fall Time tF — 25 35 ns Figure 4-1, CL = 2,500 pF
Delay Time tD1 — 55 75 ns Figure 4-1
Delay Time tD2 — 55 75 ns Figure 4-1
Power Supply
Power Supply Current IS — 0.45 1.5 mA VIN = 3V
— 55 150 µA VIN = 0V
Operating Input Voltage VDD 4.5 — 18 V
Note 1: Switching times ensured by design.
2: Package power dissipation is dependent on the copper pad area on the PCB.
TEMPERATURE CHARACTERISTICS
Electrical Specifications: Unless otherwise noted, all parameters apply with 4.5V VDD 18V.
Parameters Sym Min Typ Max Units Conditions
Temperature Ranges
Specified Temperature Range (C) TA 0 — +70 °C
Specified Temperature Range (I) TA –25 — +85 °C
Specified Temperature Range (E) TA –40 — +85 °C
Specified Temperature Range (V) TA –40 — +125 °C
Maximum Junction Temperature TJ — — +150 °C
Storage Temperature Range TA –65 — +150 °C
Package Thermal Resistances
Thermal Resistance, 5L-TO-220 JA — 71 — °C/W
Thermal Resistance, 8L-CERDIP JA — 150 — °C/W
Thermal Resistance, 8L-6x5 DFN JA — 33.2 — °C/W Typical four-layer board
with vias to ground plane.
Thermal Resistance, 8L-PDIP JA — 125 — °C/W
Thermal Resistance, 8L-SOIC JA — 155 — °C/W
120
100
100
C L = 10,000 pF 80
80
Time (nsec)
C L = 10,000 pF
Time (nsec)
60
60
C L = 4700 pF C L = 4700 pF
40
40
C L = 2200 pF C L = 2200 pF
20 20
0 0
5 7 9 11 13 15 5 7 9 11 13 15
Supply Voltage (V) Supply Voltage (V)
FIGURE 2-1: Rise Time vs. Supply FIGURE 2-4: Fall Time vs. Supply
Voltage. Voltage.
100 100
80 80
60 60
Time (nsec)
VDD = 5V
Time (nsec)
40 40
VDD = 5V
10 10
1000 10,000 1000 10,000
Capcitive Load (pF) Capacitive Load (pF)
FIGURE 2-2: Rise Time vs. Capacitive FIGURE 2-5: Fall Time vs. Capacitive
Load. Load.
50 84
C L = 2200 pF VDD = 15V
VDD = 18V
70
40
t D2
Supply Current (mA)
Delay Time (nsec)
56
30
t D1
42
20 500 kHz
28
10 200 kHz
14
20 kHz
0 0
–60 –20 20 60 100 140 0 100 1000 10,000
TA (°C) Capacitive Load (pF)
FIGURE 2-3: Propagation Delay Time vs. FIGURE 2-6: Supply Current vs.
Temperature. Capacitive Load.
50 5
C L = 2200 pF
VDD = 18V
40
100 mA
4
Time (nsec)
30 50 mA
ROUT (Ω )
10 mA
t FALL
t RISE
20
3
10
0 2
–60 –20 20 60 100 140 5 7 9 11 13 15
TA (°C) Supply Voltage (V)
FIGURE 2-7: Rise and Fall Times vs. FIGURE 2-10: High-State Output
Temperature. Resistance vs Supply Voltage.
65 200
Load = 2200 pF
60
160
55
120 Input 2.4V
tD2
50
Input 3V
80
45 Input 5V
tD1
40 Input 8V and 10V
40
35 0
4 6 8 10 12 14 16 18 5 6 7 8 9 10 11 12 13 14 15
Supply Voltage (V) VDD (V)
FIGURE 2-8: Propagation Delay Time vs. FIGURE 2-11: Effect of Input Amplitude on
Supply Voltage. Propagation Delay.
1000 2.5
CL = 2200 pF
18V
Supply Current (mA)
10V
100 2
ROUT (Ω )
5V 100 mA
50 mA
10 1.5
10 mA
0 1
0 100 1000 10,000 5 7 9 11 13 15
Frequency (kHz) Supply Voltage (V)
-8
Crossover Area (A•S) x 10
3
0
5 6 7 8 9 10 11 12 13 14 15
Supply Voltage (V)
Pin No.
Pin No. Pin No.
8-Pin CERDIP/ Symbol Description
8-Pin DFN 5-Pin TO-220
PDIP/SOIC
1 1 — VDD Supply input, 4.5V to 18V
2 2 1 INPUT Control input, TTL/CMOS compatible input
3 3 — NC No Connection
4 4 2 GND Ground
5 5 4 GND Ground
6 6 5 OUTPUT CMOS push-pull output
7 7 — OUTPUT CMOS push-pull output
8 8 3 VDD Supply input, 4.5V to 18V
— PAD — NC Exposed Metal Pad
— — TAB VDD Metal Tab is at the VDD Potential
+5V
90%
Input
VDD = 18V 10%
0V
tD1 tD2
tF tR
4.7 µF +18V
90% 90%
1 8 Output
10% 10%
0.1 µF 0.1 µF 0V
Inverting Driver
Input 2 6 Output TC4429
7 +5V
CL = 2,500 pF 90%
Input
4 5 10%
0V
+18V 90%
tD1 90% tD2
Output tR tF
Input: 100 kHz,
square wave, 0V 10% 10%
tRISE = tFALL 10 ns
Non-Inverting Driver
TC4420
Note: Pinout shown is for the PDIP, SOIC, DFN and CERDIP packages.
XXXXXXXXX
XXXXXXXXX TC4420CAT
0419256
YYWWNNN
XXXXXXXX TC4420
XXXXXNNN MJA256
YYWW 0419
XXXXXXX TC4420
XXXXXXX EMF
XXYYWW 0419
NNN 256
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXXXXXXX TC4420
XXXXXNNN CPA256
YYWW 0419
XXXXXXXX TC4420
XXXXYYWW EOA0419
NNN 256
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
L H1
Q
e3
e1 E
e
EJECTOR PIN ØP
a (5X)
C1
A
J1
F
D
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
E1
n 1
E
A2
c L
eB B1
B
A1
p
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
E1
n 1
A A2
L
c
A1
B1
p
eB B
Note: For the most current package drawings, please see the Microchip Packaging Specification located
at http://www.microchip.com/packaging
E1
D
2
B n 1
h
45
c
A A2
L A1
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
QUALITY MANAGEMENT SYSTEM Microchip received ISO/TS-16949:2009 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
CERTIFIED BY DNV Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
== ISO/TS 16949 ==
are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.