Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Features Description
• Programmable Frequency and Duty Cycle Output The CDP68HC68W1 modulates a clock input to supply a
variable frequency and duty-cycle output signal. Three 8-bit
• Serial Bus Input; Compatible with Motorola/Intersil
registers (pulse width, frequency and control) are accessed
SPI Bus, Simple Shift-Register Type Interface
serially after power is applied to initialize device operation.
• 8 Lead PDIP Package The value in the pulse width register selects the high
duration of the output period. The frequency register byte
• Schmitt Trigger Clock Input divides the clock input frequency and determines the overall
• 4V to 6V Operation, -40oC to 85oC Temperature Range output clock period. The input clock can be further divided by
two or a low power mode may be selected by the lower two
• 8MHz Clock Input Frequency bits in the control register. A comparator circuit allows
threshold control by setting the output low if the input at the
Pinout VT pin rises above 0.75V. The CDP68HC68W1 is supplied in
an 8 lead PDIP package (E suffix).
CDP68HC68W1
(PDIP)
TOP VIEW
Ordering Information
CLK 1 8 VDD
TEMP. RANGE PKG.
CS 2 7 PWM PART NUMBER (oC) PACKAGE NO.
VT 3 6 SCK
CDP68HC68W1E -40 to 85 8 Ld PDIP E8.3
VSS 4 5 DATA
Block Diagram
PWM
CLK INPUT CLK
MODULATOR
LOGIC
RESET
PULSE - WIDTH LOAD FREQUENCY LOAD
DATA REGISTER DATA REGISTER
DATA
8 - STAGE SHIFT 8 - STAGE SHIFT CONTROL REGISTER
REGISTER REGISTER 2 - STAGE SHIFT
LOAD
VT VT
COMPARATOR
SCK 8 16
5 - STAGE 24 - STATE 24
COMPARATOR
CS
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. File Number 1919.3
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
1
CDP68HC68W1
NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
DC Electrical Specifications
PARAMETER SYMBOL MIN TYP MAX UNITS
Control Timing
PARAMETER SYMBOL MIN MAX UNITS
2
CDP68HC68W1
tCYC tCLKH
tR tF
CLK
tCLKL
tPWMO
tPWMO
PWM
tSCYC
CS
(INPUT)
tELD tELG
tSCKF
SCK
(INPUT)
tSH tSL tSCKR
tDSU tDHD
3
CDP68HC68W1
CHIP SELECT
(CS)
CONTROL WORD FREQUENCY WORD
MSB LSB MSB
SERIAL CLK
(SCK) 7 6 5 4 3 2 1 0 7 6 5 4 3
CURVES
CONTINUED
DATA IMMEDIATELY
BELOW
DON’T DON’T DON’T DON’T DON’T DON’T PWR CLOCK BIT 7 BIT 6 BIT 5 BIT 4 BIT 3
CARE CARE CARE CARE CARE CARE COUNT DIVIDE = 0 =0 =0 =0 =0
=0 =0 =0 =0 =0 =0 =0 =0
CLK = 0
PWM-OUT = 0
(CS)
FREQUENCY WORD PULSE WIDTH (PWM) WORD
LSB MSB LSB
SCK
2 1 0 7 6 5 4 3 2 1 0
DATA BIT 2 BIT 1 BIT 0 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
=1 =0 =0 =0 =0 =0 =0 =0 =0 =0 =1
CURVES
CLK CONTINUED
BELOW
PWM-OUT
INPUT
CLK CLOCK (CLK)
PWM OUTPUT
OUT (PWM)
4
CDP68HC68W1
5
CDP68HC68W1
chip. Deselection will transfer 16 bits of data from the shift Byte 3: Pulse Width Data Register
register into the frequency register and PW register. The
updated frequency and PW information will appear at the 7 6 5 4 3 2 1 0
PWM output pin only after the end of the previous total Pulse Width Data Register
output period.
Altering the Control Word: Changing the clock divider B7-B0 This register contains the value that will
and/or power control bit in the CDPHC68W1 control register determine the pulse width or duty cycle (high
requires full 24-bit programming, as described under Power duration) of the output PWM waveform.
Up Initialization.
PW = (N+1) (CD+1)
Pulse Width Modulator Data Registers
PW = Pulse width out as measured in number of
Byte 1: Control Register input CLK periods.
CD = Value of clock divider bit in control register.
7 6 5 4 3 2 1 0
N = Value in PW register.
0 0 0 0 0 0 PC CD
For a case of n (binary value in PW register)
B7-B2 Unused; “don’t care”. equal to 3 and CD (clock divider) = 0 (divide-by-
1), the output will be 4 input clock periods of a
B2, PC Power Control Bit. If this bit is a “0”, the chip will
high level followed by the remaining clocks of the
remain in the active state. If the bit is set to a “1”,
total period which will be a low level.
internal clocking and the voltage comparator
(VT) circuit and voltage reference will be Assuming the frequency register contains a
disabled. Thus the chip will enter a low current value of 5, the resultant PWM output would be
drain mode. The chip may only reenter the high for 4 CLK periods, low for 2.
active mode by clearing this bit and clocking in a
full 24 bits of information. Using the CDP68HC68W1
B0, CD Clock Divider Bit. If this bit is a “0”, the chip will Programming the CDP68HC68W1
set internal clocking (CLK) at a divide-by-one
rate with respect to the (CLK). If this bit is set to 1. Select chip
“1”, the internal clocking will be set to divide-by-2 2. Write to control register
state. 3. Write to frequency register
4. Write to pulse width register
Byte 2: Frequency Data Register
5. Deselect chip
7 6 5 4 3 2 1 0
NEXT - TO then alter the pulse width
PWM Frequency Register
1. Select chip
2. Write to pulse width register*
B7-B0 This register contains the value that will deter-
3. Deselect chip
mine the output frequency or total period by:
6
CDP68HC68W1
7
CDP68HC68W1
8
CDP68HC68W1
N
E8.3 (JEDEC MS-001-BA ISSUE D)
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE
E1
INDEX INCHES MILLIMETERS
AREA 1 2 3 N/2
SYMBOL MIN MAX MIN MAX NOTES
-B-
A - 0.210 - 5.33 4
-A-
D E A1 0.015 - 0.39 - 4
BASE A2 0.115 0.195 2.93 4.95 -
PLANE A2
-C- A
SEATING
B 0.014 0.022 0.356 0.558 -
PLANE L C B1 0.045 0.070 1.15 1.77 8, 10
L
D1 A1 eA C 0.008 0.014 0.204 0.355 -
D1
B1 e
eC C D 0.355 0.400 9.01 10.16 5
B
eB D1 0.005 - 0.13 - 5
0.010 (0.25) M C A B S
E 0.300 0.325 7.62 8.25 6
NOTES: E1 0.240 0.280 6.10 7.11 5
1. Controlling Dimensions: INCH. In case of conflict between
e 0.100 BSC 2.54 BSC -
English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982. eA 0.300 BSC 7.62 BSC 6
3. Symbols are defined in the “MO Series Symbol List” in Section eB - 0.430 - 10.92 7
2.2 of Publication No. 95. L 0.115 0.150 2.93 3.81 4
4. Dimensions A, A1 and L are measured with the package seated
N 8 8 9
in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protru- Rev. 0 12/93
sions. Mold flash or protrusions shall not exceed 0.010 inch
(0.25mm).
6. E and eA are measured with the leads constrained to be per-
pendicular to datum -C- .
7. eB and eC are measured at the lead tips with the leads uncon-
strained. eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions.
Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3,
E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch
(0.76 - 1.14mm).
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com