Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
User Guide
Contents
2
Contents
3.9.2. JTAG WYSIWYG Atom for JTAG Control Block Access Using Internal JTAG
Interface.................................................................................................55
3.9.3. Executing LOCK and UNLOCK JTAG Instructions........................................... 56
3.9.4. Verifying the JTAG Secure Mode................................................................. 57
4. Intel MAX 10 FPGA Configuration IP Core Implementation Guides............................... 59
4.1. Unique Chip ID Intel FPGA IP Core......................................................................... 59
4.1.1. Instantiating the Unique Chip ID Intel FPGA IP Core..................................... 59
4.1.2. Resetting the Unique Chip ID Intel FPGA IP Core.......................................... 60
4.2. Dual Configuration Intel FPGA IP Core.................................................................... 60
4.2.1. Instantiating the Dual Configuration Intel FPGA IP Core.................................60
5. Dual Configuration Intel FPGA IP Core References....................................................... 61
5.1. Dual Configuration Intel FPGA IP Core Avalon-MM Address Map..................................61
5.2. Dual Configuration Intel FPGA IP Core Parameters.................................................... 63
6. Unique Chip ID Intel FPGA IP Core References............................................................. 64
6.1. Unique Chip ID Intel FPGA IP Core Ports................................................................. 64
7. Document Revision History for the Intel MAX 10 FPGA Configuration User Guide......... 65
3
UG-M10CONFIG | 2019.10.07
Send Feedback
Related IP Cores
• Dual Configuration Intel FPGA IP—used in the remote system upgrade feature.
• Unique Chip ID Intel FPGA IP—retrieves the chip ID of Intel MAX 10 devices.
Related Information
• Intel MAX 10 FPGA Configuration Schemes and Features on page 5
Provides information about the configuration schemes and features.
• Intel MAX 10 FPGA Configuration Design Guidelines on page 32
Provides information about using the configuration schemes and features.
• Unique Chip ID Intel FPGA IP Core on page 21
• Dual Configuration Intel FPGA IP Core on page 19
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
UG-M10CONFIG | 2019.10.07
Send Feedback
Using the JTAG configuration scheme, you can directly configure the device CRAM
through the JTAG interface—TDI, TDO, TMS, and TCK pins. The Intel Quartus® Prime
software automatically generates an SRAM Object File (.sof). You can program
the .sof using a download cable with the Intel Quartus Prime software programmer.
Related Information
Configuring Intel MAX 10 Devices using JTAG Configuration on page 33
Provides more information about JTAG configuration using download cable with
Intel Quartus Prime software programmer.
TDI Serial input pin for: • TDI is sampled on the rising edge of TCK
• TDI pins have internal weak pull-up resistors.
continued...
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
• instructions
• boundary-scan test (BST) data
• programming data
TDO Serial output pin for: • TDO is sampled on the falling edge of TCK
• instructions • The pin is tri-stated if data is not shifted out of the
• boundary-scan test data device.
• programming data
TMS Input pin that provides the control signal to • TMS is sampled on the rising edge of TCK
determine the transitions of the TAP • TMS pins have internal weak pull-up resistors.
controller state machine.
All the JTAG pins are powered by the VCCIO 1B. In JTAG mode, the I/O pins support the
LVTTL/LVCMOS 3.3-1.5V standards.
Related Information
• Intel MAX 10 Device Datasheet
Provides more information about supported I/O standards in Intel MAX 10
devices.
• Guidelines: Dual-Purpose Configuration Pin on page 32
• Enabling Dual-Purpose Pin on page 33
During internal configuration, Intel MAX 10 devices load the CRAM with configuration
data from the CFM.
Note: In dual compressed images mode, you can use the CONFIG_SEL pin to select the
configuration image.
6
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Related Information
• Configuring Intel MAX 10 Devices using Internal Configuration on page 37
• Remote System Upgrade on page 13
The CFM is a non-volatile internal flash that is used to store configuration images. The
CFM may store up to two compressed configuration images, depending on the
compression and the Intel MAX 10 devices. The compression ratio for the configuration
image should be at least 30% for the device to be able store two configuration
images.
Related Information
Configuration Flash Memory Permissions on page 23
All CFM in Intel MAX 10 devices consist of three sectors, CFM0, CFM1, and CFM2
except for the 10M02. The sectors are programmed differently depending on the
internal configuration mode you select.
The 10M02 device consists of only CFM0. The CFM0 sector in 10M02 devices is
programmed similarly when you select single compressed image or single
uncompressed image.
Figure 2. Configuration Flash Memory Sectors Utilization for all Intel MAX 10 with
Analog and Flash Feature Options
Unutilized CFM1 and CFM2 sectors can be used for additional user flash memory (UFM).
Internal Configuration User Flash Memory Sectors Configuration Flash Memory Sectors
Mode
UFM1 UFM0 CFM2 CFM1 CFM0
Compressed
Dual Compressed Image UFM Compressed Image 1 Image 0
Compressed
Single Compressed Image UFM Additional UFM Image 0
Related Information
CFM and UFM Array Size
Provides more information about UFM and CFM sector sizes.
7
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 4. Configuration Flash Memory Programming Time for Sectors in Intel MAX 10
Devices
Note: The programming time reflects JTAG interface programming time only without any system
overhead. It does not reflect the actual programming time that you face. To compensate the
system overhead, Intel Quartus Prime Programmer is enhanced to utilize flash parallel mode
during device programming for Intel MAX 10 10M04/08/16/25/40/50 devices. The 10M02
device does not support flash parallel mode, you may experience a relatively slow
programming time if compare to other device.
10M02 — — 5.4
During ISP, the Intel MAX 10 receives the IEEE Std. 1532 instructions, addresses, and
data through the TDI input pin. Data is shifted out through the TDO output pin and
compared with the expected data.
You can also use the Intel Quartus Prime Programmer to program the CFM.
8
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Related Information
Programming .pof into Internal Flash on page 41
Provides the steps to program the .pof using Intel Quartus Prime Programmer.
When the ISP clamp feature is used, you can set the I/O pins to tri-state, high, low, or
sample and sustain. The Intel Quartus Prime software determines the values to be
scanned into the boundary-scan registers of each I/O pin, based on your settings. This
will determine the state of the pins to be clamped to when the device programming is
in progress.
Before clamping the I/O pins, the SAMPLE/PRELOAD JTAG instruction is first executed
to load the appropriate values to the boundary-scan registers. After loading the
boundary-scan registers with the appropriate values, the EXTEST instruction is
executed to clamp the I/O pins to the specific values loaded into the boundary-scan
registers during SAMPLE/PRELOAD.
If you choose to sample the existing state of a pin and hold the pin to that state when
the device enters ISP clamp mode, you must ensure that the signal is in steady state.
A steady state signal is needed because you cannot control the sample set-up time as
it depends on the TCK frequency as well as the download cable and software. You
might not capture the correct value when sampling a signal that toggles or is not
static for long periods of time.
Related Information
Implementing ISP Clamp in Intel Quartus Prime Software on page 42
In a normal ISP operation, to update the internal flash with a new design image, the
device exits from user mode and all I/O pins remain tri-stated. After the device
completes programing the new design image, it resets and enters user mode.
The real-time ISP feature updates the internal flash with a new design image while
operating in user mode. During the internal flash programming, the device continues
to operate using the existing design. After the new design image programming
process completes, the device will not reset. The new design image update only takes
effect in the next reconfiguration cycle.
9
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 5. ISP and Real-Time ISP Instructions for Intel MAX 10 Devices
Instruction Instruction Code Description
CONFIG_IO 00 0000 1101 • Allows I/O reconfiguration through JTAG ports using the
IOCSR for JTAG testing. This is executed after or during
configurations.
• nSTATUS pin must go high before you can issue the
CONFIG_IO instruction.
PULSE_NCONFIG 00 0000 0001 Emulates pulsing the nCONFIG pin low to trigger reconfiguration
even though the physical pin is unaffected.
ISC_ENABLE_HIZ (1) 10 1100 1100 • Puts the device in ISP mode, tri-states all I/O pins, and drives
all core drivers, logic, and registers.
• Device remains in the ISP mode until the ISC_DISABLE
instruction is loaded and updated.
• The ISC_ENABLE instruction is a mandatory instruction. This
requirement is met by the ISC_ENABLE_CLAMP or
ISC_ENABLE_HIZ instruction.
ISC_ENABLE_CLAMP (1) 10 0011 0011 • Puts the device in ISP mode and forces all I/O pins to follow
the contents of the JTAG boundary-scan register.
• When this instruction is activated, all core drivers, logics, and
registers are frozen. The I/O pins remain clamped until the
device exits ISP mode successfully.
ISC_PROGRAM(2) 10 1111 0100 Sets the device up for in-system programming. Programming
occurs in the run-test or idle state.
ISC_NOOP(2) 10 0001 0000 • Sets the device to a no-operation mode without leaving the
ISP mode and targets the ISC_Default register.
• Use when:
— two or more ISP-compliant devices are being accessed in
ISP mode and;
— a subset of the devices perform some instructions while
other more complex devices are completing extra steps in
a given process.
ISC_ADDRESS_SHIFT(2) 10 0000 0011 Sets the device up to load the flash address. It targets the
ISC_Address register, which is the flash address register.
ISC_ERASE(2) 10 1111 0010 • Sets the device up to erase the internal flash.
• Issue after ISC_ADDRESS_SHIFT instruction.
continued...
(1)
Do not issue the ISC_ENABLE_HIZ and ISC_ENABLE_CLAMP instructions from the core logic.
(2) All ISP and real-time ISP instructions are disabled when the device is not in the ISP or real-
time ISP mode, except for the enabling and disabling instructions.
10
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
ISC_READ(2) 10 0000 0101 • Sets the device up for verifying the internal flash under
normal user bias conditions.
• The ISC_READ instruction supports explicit addressing and
auto-increment, also known as the Burst mode.
BGP_ENABLE 01 1001 1001 • Sets the device to the real-time ISP mode.
• Allows access to the internal flash configuration sector while
the device is still in user mode.
BGP_DISABLE 01 0110 0110 • Brings the device out of the real-time ISP mode.
• The device has to exit the real-time ISP mode using the
BGP_DISABLE instruction after it is interrupted by
reconfiguration.
Caution: Do not use unsupported JTAG instructions. It will put the device into an unknown state
and requires a power cycle to recover the operation.
Set I/O to weak pull-up prior usermode • Enable: Sets I/O to weak pull-up during device Enable
configuration.
• Disable: Tri-states I/O
Use secondary image ISP data as Select ISP data from initial or secondary image to include in Disable
default setting when available. the POF.
• Disable: Use ISP data from initial image
• Enable: Use ISP data from secondary image
ISP data contains the information about state of the pin
during ISP. This can be either tri-state with weak pull-up or
clamp the I/O state. You can set the ISP clamp through
Device and Pin Option, or Pin Assignment tool.
Allow encrypted POF only If enabled, configuration error will occur if Disable
unencrypted .pof is used.
continued...
11
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Enable Watchdog To disable or enable the watchdog timer for remote system Enable
upgrade.
Watchdog value To set the watchdog timer value for remote system 0x1FFF(4)
upgrade.
Related Information
• .pof and ICB Settings on page 38
• Verify Protect on page 22
• JTAG Secure Mode on page 22
• ISP and Real-Time ISP Instructions on page 10
• User Watchdog Timer on page 18
• Generating .pof using Convert Programming Files on page 39
Provides more information about setting the ICB during .pof generation using
Convert Programming File.
The internal configuration time measurement is from the rising edge of nSTATUS
signal to the rising edge of CONF_DONE signal.
Table 7. Internal Configuration Time for Intel MAX 10 Devices (Uncompressed .rbf)
Device Internal Configuration Time (ms)
Unencrypted Encrypted
(3) The JTAG Secure feature will be disabled by default in Intel Quartus Prime software. To make
this option visible, refer to Generating .pof using Convert Programming Files on page 39 for
more information.
(4) The watchdog timer value depends on the Intel MAX 10 you are using. Refer to the Watchdog
Timer section for more information.
12
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 8. Internal Configuration Time for Intel MAX 10 Devices (Compressed .rbf)
Compression ratio depends on design complexity. The minimum value is based on the best case (25% of
original .rbf sizes) and the maximum value is based on the typical case (70% of original .rbf sizes).
Unencrypted/Encrypted
The remote system upgrade feature in Intel MAX 10 devices offers the following
capabilities:
• Manages remote configuration
• Provides error detection, recovery, and information
• Supports direct-to-application configuration image
• Supports compressed and encrypted .pof
There are two methods to access remote system upgrade in Intel MAX 10 devices:
• Dual Configuration Intel FPGA IP core
• User interface
Related Information
• Dual Configuration Intel FPGA IP Core on page 19
• Accessing Remote System Upgrade through User Logic on page 42
• AN 741: Remote System Upgrade for MAX 10 FPGA Devices over UART with the
Nios II Processor
Provides reference design for remote system upgrade in Intel MAX 10 FPGA
devices.
• I2C Remote System Update Example
This example demonstrates a remote system upgrade using the I2C protocol.
13
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Rec
o
Flow when
rati
onfi
igu
Configure device
gura
from CFM0 only
onf
Rec
tion
is enabled. CONFIG_SEL=0 CONFIG_SEL=1
Power-up
First Error Occurs
Image 0 Image 1
Reconfiguration
Reconfiguration
The remote system upgrade feature detects errors in the following sequence:
1. After power-up, the device samples the CONFIG_SEL pin to determine which
application configuration image to load. The CONFIG_SEL pin setting can be
overwritten by the input register of the remote system upgrade circuitry for the
subsequent reconfiguration.
2. If an error occurs, the remote system upgrade feature reverts by loading the other
application configuration image. These errors cause the remote system upgrade
feature to load another application configuration image:
• Internal CRC error
• User watchdog timer time-out
3. Once the revert configuration completes and the device is in user mode, you can
use the remote system upgrade circuitry to query the cause of error and which
application image failed.
4. If a second error occurs, the device waits for a reconfiguration source. If the
Auto-restart configuration after error is enabled, the device will reconfigure
without waiting for any reconfiguration source.
5. Reconfiguration is triggered by the following actions:
14
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Logic
Input Register
Bit [38..0] update
RU
Master
State
Logic Machine
RU
Shift Register Reconfiguration timeout User
State Watchdog
din dout din dout Machine Timer
Bit [40..39] Bit [38..0]
capture
Logic Array
15
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 9. Remote System Upgrade Circuitry Signals for Intel MAX 10 Devices
Core Signal Name Logical Input/ Description
Signal Output
Name
Use this signal to write data to the shift register on the rising edge of
RU_DIN regin Input
RU_CLK. To load data to the shift register, assert RU_SHIFTnLD.
Use this signal to get output data from the shift register. Data is
RU_DOUT regout Output clocked out on each rising edge of RU_CLK if RU_SHIFTnLD is
asserted.
• Use this signal to reset the user watchdog timer. A falling edge of
this signal triggers a reset of the user watchdog timer.
RU_nRSTIMER rsttimer Input
• To reset the timer, pulse the RU_nRSTIMER signal for a minimum of
250 ns.
Use this signal to reconfigure the device. Driving this signal low
RU_nCONFIG rconfig Input triggers the device to reconfigure if you enable the remote system
upgrade feature.
The clock to the remote system upgrade circuitry. All registers in this
clock domain are enabled in user mode if you enable the remote
RU_CLK clk Input
system upgrade. Shift register and input register are positive edge flip-
flops.
RU_SHIFTnLD shiftnld Input Control signals that determine the mode of remote system upgrade
circuitry.
• When RU_SHIFTnLD is driven low and RU_CAPTnUPDT is driven
low, the input register is loaded with the contents of the shift
register on the rising edge of RU_CLK.
• When RU_SHIFTnLD is driven low and RU_CAPTnUPDT is driven
RU_CAPTnUPDT captnupdt Input high, the shift register captures values from the input_cs_ps
module on the rising edge of RU_CLK.
• When RU_SHIFTnLD is driven high, the RU_CAPTnUPDT will be
ignored and the shift register shifts data on each rising edge of
RU_CLK.
Related Information
Intel MAX 10 Device Datasheet
Provides more information about Remote System Upgrade timing specifications.
16
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Input
0 1 0 0 Capture Current State
Register[38:0]
{8’b0, Previous
Input
0 1 0 1 Capture State
Register[38:0]
Application1}
{8’b0, Previous
Input
0 1 1 0 Capture State
Register[38:0]
Application2}
Input Input
0 1 1 1 Capture
Register[38:0] Register[38:0]
{ru_din, Shift
Input
1 Don't Care Don't Care Don't Care Shift Register
Register[38:0]
[38:1]}
The following shows examples of driving the control inputs in the remote system
upgrade circuitry:
• When you drive RU_SHIFTnLD high to 1’b1, the shift register shifts data on each
rising edge of RU_CLK and RU_CAPTnUPDT has no function.
• When you drive both RU_SHIFTnLD and RU_CAPTnUPDT low to 1’b0, the input
register is loaded with the contents of the shift register on the rising edge of
RU_CLK.
• When you drive RU_SHIFTnLD low to 1’b0 and RU_CAPTnUPDT high to 1’b1, the
shift register captures values on the rising edge of RU_DCLK.
Table 11. Remote System Upgrade Input Register for Intel MAX 10 Devices
Bits Name Description
17
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 12. Remote System Upgrade Status Register—Current State Logic Bit for Intel
MAX 10 Devices
Bits Name Description
33:30 msm_cs The current state of the master state machine (MSM).
The current state of the enabled user watchdog timer. The default state is active
29 ru_wd_en
high.
Table 13. Remote System Upgrade Status Register—Previous State Bit for Intel MAX 10
Devices
Bits Name Description
31 nconfig
An active high field that describes the reconfiguration sources which caused the
30 crcerror Intel MAX 10 device to leave the previous application configuration. In the event
of a tie, the higher bit order takes precedence. For example, if the nconfig and
29 nstatus the ru_nconfig triggered at the same time, the nconfig takes precedence
over the ru_nconfig.
28 wdtimer
The state of the MSM when a reconfiguration event occurred. The reconfiguration
25:22 msm_cs
will cause the device to leave the previous application configuration.
Related Information
Dual Configuration Intel FPGA IP Core Avalon-MM Address Map on page 61
The master state machine (MSM) tracks current configuration mode and enables the
user watchdog timer.
Table 14. Remote System Upgrade Master State Machine Current State Descriptions for
Intel MAX 10 Devices
msm_cs Values State Description
18
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
The counter is 29 bits wide and has a maximum count value of 229. When specifying
the user watchdog timer value, specify only the most significant 12 bits. The
granularity of the timer setting is 217 cycles. The cycle time is based on the frequency
of the user watchdog timer internal oscillator. Depending on the counter and the
internal oscillator of the device, you can set the cycle time from 9 ms to 244 s.
The timer begins counting as soon as the application configuration enters user mode.
When the timer expires, the remote system upgrade circuitry generates a time-out
signal, updates the status register, and triggers the loading of the revert configuration
image. To reset the timer and ensure that the application configuration is valid, pulse
the RU_NRSTIMER continuously for a minimum of 250 ns per reset pulse.
When you enable the watchdog timer, the setting will apply to all images, all images
should contain the soft logic configuration to reset the timer. Application configuration
will reset the control block registers.
Related Information
• User Watchdog Internal Circuitry Timing Specifications
Provides more information about the user watchdog frequency.
• Initialization Configuration Bits on page 11
The Dual Configuration Intel FPGA IP core offers the following capabilities through
Avalon®-MM interface:
• Asserts RU_nCONFIG to trigger reconfiguration.
• Asserts RU_nRSTIMER to reset watchdog timer if the watchdog timer is enabled.
• Writes configuration setting to the input register of the remote system upgrade
circuitry.
• Reads information from the remote system upgrade circuitry.
Related Information
• Dual Configuration Intel FPGA IP Core Avalon-MM Address Map on page 61
19
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
The Intel MAX 10 design security feature provides the following security protection for
your designs:
• Security against copying—the non-volatile key is securely stored in the Intel MAX
10 devices and cannot be read through any interface. Without this key, attacker
will not be able to decrypt the encrypted configuration image.
• Security against reverse engineering—reverse engineering from an encrypted
configuration file is very difficult and time consuming because the file requires
decryption.
• Security against tampering—after you enable the JTAG Secure and Encrypted POF
(EPOF) only, the Intel MAX 10 device can only accept configuration files encrypted
with the same key. Additionally, configuration through the JTAG interface is
blocked.
Related Information
Generating .pof using Convert Programming Files on page 39
20
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
When you use compression with encryption, the configuration file is first compressed,
and then encrypted using the Intel Quartus Prime software. During configuration, the
device first decrypts, and then decompresses the configuration file.
The header and I/O configuration shift register (IOCSR) data will not be encrypted.
The decryption block is activated after the IOCSR chain is programmed. The
decryption block only decrypts core data and postamble.
Related Information
JTAG Instruction Availability on page 23
You can use the Unique Chip ID Intel FPGA IP core to acquire the chip ID of your Intel
MAX 10 device.
Related Information
• Unique Chip ID Intel FPGA IP Core on page 59
• Unique Chip ID Intel FPGA IP Core Ports on page 64
clkin data_valid
Unique Chip ID
reset chip_id[63..0]
At the initial state, the data_valid signal is low because no data is read from the
unique chip ID block. After feeding a clock signal to the clkin input port, the Unique
Chip ID Intel FPGA IP core begins to acquire the chip ID of your device through the
unique chip ID block. After acquiring the chip ID of your device, the Unique Chip ID
Intel FPGA IP core asserts the data_valid signal to indicate that the chip ID value at
the output port is ready for retrieval.
The operation repeats only when you provide another clock signal when the
data_valid signal is low. If the data_valid signal is high when you provide
another clock signal, the operation stops because the chip_id[63..0] output holds
the chip ID of your device.
A minimum of 67 clock cycles are required for the data_valid signal to go high.
21
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
The chip_id[63:0]output port holds the value of chip ID of your device until you
reconfigure the device or reset the Unique Chip ID Intel FPGA IP core.
You can enable the JTAG secure when generating the .pof in the Convert
Programming Files. To exit JTAG secure mode, issue the UNLOCK JTAG instruction.
The LOCK JTAG instruction puts the device in the JTAG secure mode again. The LOCK
and UNLOCK JTAG instructions can only be issued through the JTAG core access. Refer
to Table 16 on page 23 for list of available instructions.
Related Information
• JTAG Instruction Availability on page 23
• Configuration Flash Memory Permissions on page 23
• JTAG Secure Design Example
• Generating .pof using Convert Programming Files on page 39
Table 15. JTAG Secure Mode Instructions for Intel MAX 10 Devices
JTAG Instruction Code Description
Instruction
You can turn on the Verify Protect feature when converting the .sof file to .pof file
in the Intel Quartus Prime Convert Programming File tool.
Related Information
• Configuration Flash Memory Permissions on page 23
• Generating .pof using Convert Programming Files on page 39
22
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Table 16. JTAG Instruction Availability Based on JTAG Secure Mode and Encryption
Settings
JTAG Secure Mode Encryption Description
Disabled All non-mandatory IEEE 1149.1 JTAG instructions are disabled except:
• SAMPLE/PRELOAD
• BYPASS
Enabled • EXTEST
Enabled • IDCODE
• UNLOCK
• LOCK
Related Information
• JTAG Secure Mode on page 22
• Intel MAX 10 JTAG Secure Design Example on page 53
• JTAG Secure Design Example
• Encryption and Decryption on page 20
ISP through core Illegal operation Illegal operation Illegal operation Illegal operation
Related Information
• JTAG Secure Mode on page 22
• Intel MAX 10 JTAG Secure Design Example on page 53
• JTAG Secure Design Example
(5) The UFM interface through core is available if you select the dual compressed image mode.
23
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
The hardened on-chip EDCRC circuitry allows you to perform the following operations
without any impact on the fitting of the device:
• Auto-detection of cyclic redundancy check (CRC) errors during configuration.
• Identification of SEU in user mode with the optional CRC error detection.
• Testing of error detection by error detection verification through the JTAG
interface.
Related Information
• Verifying Error Detection Functionality on page 44
• Enabling Error Detection on page 45
• Accessing Error Detection Block Through User Logic on page 45
During configuration, the Intel MAX 10 device calculates the CRC value based on the
frame of data that is received and compares it against the frame CRC value in the data
stream. Configuration continues until the device detects an error or when all the
values are calculated.
For Intel MAX 10 devices, the CRC is computed by the Intel Quartus Prime software
and downloaded into the device as part of the configuration bit stream. These devices
store the CRC in the 32-bit storage register at the end of the configuration mode.
This error detection capability continuously computes the CRC of the configured CRAM
bits. The CRC of the contents of the device are compared with the pre-calculated CRC
value obtained at the end of the configuration. If the CRC values match, there is no
error in the current configuration CRAM bits. The process of error detection continues
until the device is reset—by setting nCONFIG to low.
The error detection circuitry in Intel MAX 10 device uses a 32-bit CRC IEEE Std. 802
and a 32-bit polynomial as the CRC generator. Therefore, the device performs a single
32-bit CRC calculation. If an SEU does not occur, the resulting 32-bit signature value is
0x000000, which results in a 0 on the output signal CRC_ERROR. If an SEU occurs in
the device, the resulting signature value is non-zero and the CRC_ERROR output signal
is 1. You must decide whether to reconfigure the FPGA by strobing the nCONFIG pin
low or ignore the error.
24
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
32 32
32
CRC_ERROR
There are two sets of 32-bit registers in the error detection circuitry that store the
computed CRC signature and pre-calculated CRC value. A non-zero value on the
signature register causes the CRC_ERROR pin to go high.
This register contains the CRC signature. The signature register contains the result of the user
32-bit signature mode calculated CRC value compared against the pre-calculated CRC value. If no errors are
register detected, the signature register is all zeros. A non-zero signature register indicates an error in the
configuration CRAM contents. The CRC_ERROR signal is derived from the contents of this register.
This register is loaded with the 32-bit pre-computed CRC signature at the end of the configuration
stage. The signature is then loaded into the 32-bit Compute and Compare CRC block during user
mode to calculate the CRC error. This register forms a 32-bit scan chain during execution of the
32-bit storage register CHANGE_EDREG JTAG instruction. The CHANGE_EDREG JTAG instruction can change the content of
the storage register. Therefore, the functionality of the error detection CRC circuitry is checked in-
system by executing the instruction to inject an error during the operation. The operation of the
device is not halted when issuing the CHANGE_EDREG JTAG instruction.
CHANGE_EDREG 00 0001 0101 This instruction connects the 32-bit CRC storage register between TDI
and TDO. Any precomputed CRC is loaded into the CRC storage register
to test the operation of the error detection CRC circuitry at the
CRC_ERROR pin.
25
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
The CRC_ERROR pin will remain low until the error detection circuitry has detected a
corrupted bit in the previous CRC calculation. After the pin goes high, it remains high
during the next CRC calculation. This pin does not log the previous CRC calculation. If
the new CRC calculation does not contain any corrupted bits, the CRC_ERROR pin is
driven low. The error detection runs until the device is reset.
Related Information
Enabling Error Detection on page 45
Table 20. Minimum and Maximum Error Detection Frequencies for Intel MAX 10 Devices
Device Error Detection Frequency Maximum Error Minimum Error Valid Values for n
Detection Detection
Frequency (MHz) Frequency (kHz)
10M04
10M08
10M16
10M25
10M50
Table 21. Cyclic Redundancy Check Calculation Time for Intel MAX 10 Devices
Device Divisor Value (n = 2)
10M02 2 6.6
10M04 6 15.7
10M08 6 15.7
10M16 10 25.5
10M25 14 34.7
10M40 43 106.7
10M50 43 106.7
26
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
When the data bit is rewritten with the correct value by reconfiguring the device, the
device functions correctly.
While SEUs are uncommon in Intel FPGA devices, certain high-reliability applications
might require a design to account for these errors.
Related Information
• Enabling Compression Before Design Compilation on page 47
• Enabling Compression After Design Compilation on page 48
27
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Power Up
• nSTATUS and CONF_DONE driven low
• All I/Os pins are tri-stated with no
pull up
Reset
• nSTATUS and CONF_DONE remain low
• All I/Os pins are tri-stated with no pull up
• Samples CONFIG_SEL pin
• Clears configuration RAM bits
POR Delay
Initialization
User Mode
Note:
1. Before an Intel MAX 10 device has been configured or CFM programmed for
the first time (such as a new device or a device that has been erased), the
weak pull up resistors will remain off during configuration.
You can initiate reconfiguration by pulling the nCONFIG pin low to at least the
minimum tRU_nCONFIG low-pulse width. When this pin is pulled low, the nSTATUS and
CONF_DONE pins are pulled low and all I/O pins are either tied to an internal weak
pull-up or tri-stated based on the ICB settings.
28
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
Related Information
Generating .pof using Convert Programming Files on page 39
Provides more information about how to set the weak pull-up during configuration.
2.3.1.1. Power-up
If you power-up a device from the power-down state, you need to power the VCCIO for
bank 1B (bank 1 for 10M02 devices), bank 8 and the core to the appropriate level for
the device to exit POR. The Intel MAX 10 device enters the configuration stage after
exiting the power-up stage with a small POR delay.
Related Information
• Intel MAX 10 Power Management User Guide
Provides more information about power supply modes in MAX 10 devices
• Intel MAX 10 Device Datasheet
Provides more information about the ramp-up time specifications.
• Intel MAX 10 FPGA Device Family Pin Connection Guideline
Provides more information about configuration pin connections.
2.3.1.1.1. POR Monitored Voltage Rails for Single-supply and Dual-supply Intel MAX 10
Devices
To begin configuration, the required voltages must be powered up to the appropriate
voltage levels as shown in the following table. The VCCIO for bank 1B (bank 1 for
10M02 devices) and bank 8 must be powered up to a voltage between 1.5V – 3.3V
during configuration.
Table 22. POR Monitored Voltage Rails for Single-supply and Dual-supply Intel MAX 10
Devices
There is no power-up sequence required when powering-up the voltages.
VCCA
Dual-supply VCC
VCCA
29
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
2.3.1.1.2. Monitored Power Supplies Ramp Time Requirement for Intel MAX 10 Devices
Figure 11. Monitored Power Supplies Ramp Time Requirement Diagram for Intel MAX 10
Devices
Volts
nSTATUS CONF_DONE
goes high goes high
first power
supply
last
power
supply
Time
POR Delay Configuration Device User Mode
time Initialization
tRAMP
Table 23. Monitored Power Supplies Ramp Time Requirement for Intel MAX 10 Devices
Symbol Parameter Minimum Maximum Unit
2.3.1.2. Configuration
During configuration, configuration data is read from the internal flash and written to
the CRAM.
If you do not turn on this option, you can monitor the nSTATUS pin to detect errors.
To restart configuration, pull the nCONFIG pin low for at least the duration of
tRU_nCONFIG.
2.3.1.4. Initialization
The initialization sequence begins after the CONF_DONE pin goes high. The
initialization clock source is from the internal oscillator and the Intel MAX 10 device
will receive enough clock cycles for proper initialization.
(7) Ensure that all VCCIO power supply reaches full rail before configuration completes. See
Internal Configuration Time on page 12.
(8) There is no absolute minimum value for the ramp rate requirement. Intel characterized the
minimum tRAMP of 200µs.
30
2. Intel MAX 10 FPGA Configuration Schemes and Features
UG-M10CONFIG | 2019.10.07
After the initialization completes, your design starts executing. The user I/O pins will
then function as specified by your design.
Related Information
• Guidelines: Dual-Purpose Configuration Pin on page 32
• Enabling Dual-Purpose Pin on page 33
31
UG-M10CONFIG | 2019.10.07
Send Feedback
Table 25. Dual-Purpose Configuration Pin Guidelines for Intel MAX 10 Devices
Guidelines Pins
JTAG pins:
• If you intend to switch back and forth between user I/O pins and JTAG pin functions using the
JTAGEN pin, all JTAG pins must be assigned as single-ended I/O pins or voltage-referenced I/O
pins. Schmitt trigger input is the recommended input buffer.
• JTAG pins cannot perform as JTAG pins in user mode if you assign any of the JTAG pin as a • TDO
differential I/O pin. • TMS
• You must use the JTAG pins as dedicated pins and not as user I/O pins during JTAG programming. • TCK
• Do not toggle JTAG pin during the initialization stage. • TDI
• Put the test access port (TAP) controller in reset state by driving the TDI and TMS pins high and
TCK pin low for at least 5 clock cycles before the initialization.
• The Signal Tap logic analyzer IP, JTAG-to-Avalon master bridge IP, and other JTAG-related IPs
cannot be used if you enable the JTAG pin sharing feature in your design.
Attention: Assign all JTAG pins as single-ended I/O pins or voltage-referenced I/O pins if you
enable JTAG pin sharing feature.
Related Information
• Intel MAX 10 FPGA Device Family Pin Connection Guidelines
Provides more information about recommended resistor values.
• Intel MAX 10 General Purpose I/O User Guide
Provides more information about Schmitt trigger input.
• Intel MAX 10 Configuration Pins on page 31
• JTAG Pins on page 5
(9) If you intend to remove the external weak pull-up resistor, Intel recommends that you remove
it after the device enters user mode.
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Table 26. JTAG Pin Sharing Behavior for Intel MAX 10 Devices
Configuration Stage JTAG Pin Sharing JTAGEN Pin JTAG Pins (TDO, TDI, TCK, TMS)
Note: You have to set the pins according to Table 25 on page 32 and with correct pin
direction (input, output or bidirectional) for the JTAG pins work correctly.
Related Information
• Intel MAX 10 Configuration Pins on page 31
• JTAG Pins on page 5
Alternatively, you can use the JAM Standard Test and Programming Language (STAPL)
Format File (.jam), JAM Byte Code File (.jbc), or Serial Vector Format (.svf) with
other third-party programming tools. You can either:
• Auto-generate these files
• Manually convert them using Intel Quartus Prime Programmer
Related Information
AN 425: Using the Command-Line Jam STAPL Solution for Device Programming
33
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Alternatively, you can generate third-party programming files through command line.
Perform the following steps:
1. Run the following command to generate .svf file with JTAG voltage of 3.3 V and
JTAG frequency of 10 MHz from .pof file without real-time ISP mode turned on.
2. Run the following command to generate .svf file with voltage of 3.3 V and JTAG
frequency of 10 MHz from .pof file with real-time ISP mode turned on.
34
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
For more information, run the following command to understand the details of
each option.
quartus_cpf --help=<option>
Download Cable
nSTATUS JTAGEN (JTAG Mode)
CONF_DONE 10-Pin Male Header VCCIO Bank 1 or 1B
nCONFIG
TCK 1 2
TDO 3 4
TMS 5 6
TDI 7 8
9 10
10pF 10pF 10pF 10pF
1 kΩ
The diodes and capacitors must be placed as close as possible to the MAX 10 device. For effective voltage clamping, Intel recommends using the
Schottky diode, which has a relatively lower forward diode voltage than the switching and Zener diodes. See Preventing Voltage Overshoot.
Figure 13. Connection Setup for JTAG Multi-Device Configuration using Download Cable
Connect to VCCIO Bank 1 for 10M02 devices or VCCIO Bank 1B for all other Intel MAX 10 devices.
VCCIO Bank 8 VCCIO Bank 8 VCCIO Bank 8
Resistor value can vary from
1kΩ to 10kΩ. Perfrom signal 10 kΩ 10 kΩ 10 kΩ 10 kΩ 10 kΩ 10 kΩ 10 kΩ 10 kΩ 10 kΩ
integrity analysis to select MAX 10 MAX 10 MAX 10
resistor value for your setup.
VCCIO Bank 1 or 1B
nSTATUS nSTATUS nSTATUS
CONF_DONE CONF_DONE CONF_DONE
nCONFIG nCONFIG nCONFIG
Download Cable
(JTAG Mode) VCCIO Bank 1 or 1B
10-Pin Male Header TDI TDO TDI TDO TDI TDO
1 2 TMS TCK TMS TCK TMS TCK
3 4
5 6
7 8
9 10
1kΩ 10pF 10pF 10pF 10pF The diodes and capacitors must be placed as close as possible to the MAX 10 device. For effective voltage clamping, Intel recommends using the
Schottky diode, which has a relatively lower forward diode voltage than the switching and Zener diodes. See Preventing Voltage Overshoot.
35
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
To configure a device in a JTAG chain, the programming software sets the other
devices to bypass mode. A device in bypass mode transfers the programming data
from the TDI pin to the TDO pin through a single bypass register. The configuration
data is available on the TDO pin one clock cycle later.
The Intel Quartus Prime software uses the CONF_DONE pin to verify the completion of
the configuration process through the JTAG port:
• CONF_DONE pin is low—indicates that the configuration has failed.
• CONF_DONE pin is high—indicates that the configuration was successful.
After the configuration data is transmitted serially using the JTAG TDI port, the TCK
port is clocked to perform device initialization.
To prevent voltage overshoot, you must use external diodes and capacitors if
maximum AC voltage for both VCCIO and JTAG header exceed 3.9V. However, Intel
recommends that you use the external diodes and capacitors if the supplies exceed
2.5V.
JTAGEN
If you use the JTAGEN pin, Intel recommends the following settings:
• Once you entered user mode and JTAG pins are regular I/O pins—connect the
JTAGEN pin to a weak pull-down (1 kΩ).
• Once you entered user mode and JTAG pins are dedicated pins—connect the
JTAGEN pin to a weak pull-up (10 kΩ).
Note: Intel recommends that you use three-pin header with a jumper or other switching
mechanism to change the JTAG pins behavior.
For devices without ICB settings, the default value will be used. However, Intel
Quartus Prime Programmer disables the user watchdog timer by setting the Watchdog
Timer Enable bit to 0. This step is to avoid any unwanted reconfiguration from
occurring due to user watchdog timeout.
If the default ICB setting is undesired, you can program the desirable ICB setting first
by using .pof programming before doing the JTAG configuration.
36
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
For device with ICB settings, the settings will be preserved until the internal flash is
erased. You can refer to the .map file to view the preserved ICB settings. JTAG
configuration will follow the preserved ICB setting and behave accordingly.
If the prior ICB setting is undesired, you can program the desirable ICB setting first by
using .pof programming before doing the JTAG configuration.
Related Information
• .pof and ICB Settings on page 38
• Verify Protect on page 22
• JTAG Secure Mode on page 22
• ISP and Real-Time ISP Instructions on page 10
• User Watchdog Timer on page 18
• Generating .pof using Convert Programming Files on page 39
Provides more information about setting the ICB during .pof generation using
Convert Programming File.
Related Information
• Internal Configuration Modes on page 6
• Remote System Upgrade on page 13
37
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Table 27. .pof Generation and ICB Setting Method for Internal Configuration Modes
Internal Configuration Mode ICB Setting Description .pof Generation
Method to Use
Single Compressed Image ICB can be set in Intel Quartus Prime software Auto-
Device and Pin automatically generates generated .pof
Single Uncompressed Image Options the .pof during project (10)
compilation.
Single Compressed Image with Memory ICB can be set You need to generate the .pof Generating .po
Initialization. during Convert using Convert Programming f using
Programming Files Files. Convert
Single Uncompressed Image with Memory task. Programming
Initialization Files
Dual Compressed Images
To set the ICB for the auto-generated .pof, follow these steps:
1. On the Assignments menu, click Device. The Device dialog box appears.
2. In the Device dialog box, click Device and Pin Options. The Device and Pin
Options dialog box appears.
3. In the Device and Pin Option dialog box, select Configuration from the
category pane.
4. Click the Device Options … button.
5. The Max 10 Device Options dialog box allows you to set the following:
a. User I/Os weak pull up during configuration.
b. Verify Protect.
6. To automatically generate configuration files for third-party programming tools,
select the Programming Files from the category pane and select the format that
you want to generate.
Note: The Intel Quartus Prime software generates two files for each optional
programming file you selected. For example:
• <project_name>.jbc—This is the .sof equivalent file. Use this file to
perform JTAG configuration.
• <project_name>_pof.jbc—This is the .pof equivalent file. Use this
file to perform Internal configuration.
7. Click OK once setting is completed.
(10) Auto-generated .pof does not allow encryption. To enable the encryption feature in Single
Compressed and Single Uncompressed mode, use the Convert Programming Files method.
38
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
To convert .sof files to .pof files and to set the ICB, follow these steps:
1. On the File menu, click Convert Programming Files.
2. Under Output programming file, select Programmer Object File (.pof) in the
Programming file type list.
3. In the Mode list, select Internal Configuration.
4. To set the ICB settings, click Option/Boot Info and the Max 10 Device Options
dialog box will appear. The Max 10 Device Options dialog box allows you to set
the following:
a. User I/Os weak pull up during configuration.
b. Configure device from CFM0 only.
Note: When you enable this feature, the device will always load the
configuration image 0 without sampling the physical CONFIG_SEL pin.
After successfully loading the configuration image 0, you can switch
between configuration image using the config_sel_overwrite bit of
the input register. Refer to related information for details about Dual
Configuration Intel FPGA IP input register.
c. Use secondary image ISP data as default setting when available.
d. JTAG Secure.
Note: The JTAG Secure feature will be disabled by default in Intel Quartus
Prime software. To make this option visible in the GUI, you must create
a quartus.ini file using the text editor, with the key-value pair:
PGM_ENABLE_MAX10_JTAG_SECURITY=ON and save the file in one of
the following folders:
• Project folder.
• Windows operating system: <Quartus installation folder>
\bin64 folder.
• Linux operating system: <Quartus installation folder>/
linux64 folder.
Caution: Intel MAX 10 FPGA device would become permanently locked if you
enabled JTAG secure mode in the POF file and POF is encrypted with
the wrong key. You must instantiate the internal JTAG interface for
you unlock the external JTAG when the device is in JTAG Secure
mode.
e. Verify Protect.
f. Allow encrypted POF only.
g. Watchdog timer for dual configuration and watchdog timer value (Enabled
after adding 2 .sof page with two designs that compiled with Dual
Compressed Internal Images).
h. User Flash Memory settings.
i. RPD File Endianness
5. In the File name box, specify the file name for the programming file you want to
create.
39
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
6. To generate a Memory Map File (.map), turn on Create Memory Map File (Auto
generate output_file.map). The .map contains the address of the CFM and UFM
with the ICB setting that you set through the Option/Boot Info option.
7. To generate a Raw Programming Data (.rpd), turn on Create config data RPD
(Generate output_file_auto.rpd).
Separate Raw Programming Data (.rpd) for each configuration flash memory and
user flash memory (CFM0, CFM1, UFM) section will be generated together for
remote system upgrade purpose.
8. The .sof can be added through Input files to convert list and you can add up
to two .sof files.
For remote system upgrade purpose, you can retain the original page 0 data in
the .pof, and replaces page 1 data with new .sof file. To perform this, you must
to add the .pof file in page 0, then add .sof page, then add the new .sof file to
page 1.
9. After all settings are set, click Generate to generate related programming file.
Related Information
• Intel MAX 10 User Flash Memory User Guide
Provides more information about On-Chip Flash Intel FPGA IP core.
• Encryption in Internal Configuration on page 51
Provides more information about internal configuration image loaded based on
various settings.
To convert a .sof or .pof file to .jam, .jbc, or .svf file, perform the following
steps:
1. On the Tools menu, click Programmer.
2. Click Add File and select the programming file and click Open.
3. On the Intel Quartus Prime Programmer menu, select File ➤ Create/Update ➤
Create Jam, SVF, or ISC File.
4. In the File Format list, select the format you want to generate.
Note: The generated file name does not indicate whether it was converted from
a .sof or a .pof file. You can rename the generated file to avoid future
confusion.
Alternatively, you can generate third-party programming files through command line.
Perform the following steps:
1. Run the following command to generate .svf file with JTAG voltage of 3.3 V and
JTAG frequency of 10 MHz from .pof file without real-time ISP mode turned on.
40
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
2. Run the following command to generate .svf file with voltage of 3.3 V and JTAG
frequency of 10 MHz from .pof file with real-time ISP mode turned on.
For more information, run the following command to understand the details of
each option.
quartus_cpf --help=<option>
41
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Note: You can use the .ips file created to program the device with any designs, provided
that it targets the same device and package. You must use the .ips file together with
a POF file.
Related Information
ISP Clamp on page 9
42
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Note: WYSIWYG is a technique that performs optimization on the Verilog Quartus Mapping
netlist within the Intel Quartus Prime software.
fiftyfivenm_rublock <rublock_name>
(
.clk(<clock source>),
.shiftnld(<shiftnld source>),
.captnupdt(<captnupdt source>),
.regin(<regin input source from the core>),
.rsttimer(<input signal to reset the watchdog timer>),
.rconfig(<input signal to initiate configuration>),
.regout(<data output destination to core>)
);
defparam <rublock_name>.sim_init_config = <initial configuration for simulation
only>;
defparam <rublock_name>.sim_init_watchdog_value = <initial watchdog value for
simulation only>;
defparam <rublock_name>.sim_init_config = <initial status register value for
simulation only>;
<rublock_name> - Unique identifier for the RSU Block. This is any identifier name
which is legal for the given description language (e.g. Verilog,
VHDL, AHDL, etc.). This field is required.
.clk(<clock source>) Input This signal designates the clock input of this cell. All operation of
this cell are with respect to the rising edge of this clock. Whether
it is the loading of the data into the cell or data out of the cell, it
always occurs on the rising edge. This field is required.
.shiftnld(<shiftnld source>) Input This signal is an input into the remote system upgrade block. If
shiftnld = 1, then data gets shifted from the internal shift
registers to the regout at each rising edge of clk and it gets
shifted into the internal shift registers from regin. This field is
required.
.captnupdt(<captnupdt source>) Input This signal is an input into the remote system upgrade block. This
controls the protocol of when to read the configuration mode or
when to write into the registers that control the configuration.
This field is required.
.regin(<regin input source from Input This signal is an input into the remote system upgrade block for
the core>) all data being loaded into the core. The data is shifted into the
internal registers at the rising edge of clk. This field is required
.rsttimer(<input signal to reset Input This signal is an input into the watchdog timer of the remote
the watchdog timer>) update block. When this is high, it resets the watchdog timer. This
field is required.
.rconfig(<input signal to Input This signal is an input into the configuration section of the remote
initiate configuration>) update block. When this signal goes high, it initiates a
reconfiguration. This field is required.
.regout(<data output destination Output This is a 1 bit output which is the output of the internal shift
to core>) register updated every rising edge of .clk. The data coming out
depends on the control signals. This field is required.
Related Information
• Dual Configuration Intel FPGA IP Core References on page 61
• Remote System Upgrade on page 13
43
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
• AN 741: Remote System Upgrade for MAX 10 FPGA Devices over UART with the
Nios II Processor
Provides reference design for remote system upgrade in Intel MAX 10 FPGA
devices.
• I2C Remote System Update Example
This example demonstrates a remote system upgrade using the I2C protocol.
In user mode, Intel MAX 10 devices support the CHANGE_EDREG JTAG instruction,
which allows you to write to the 32-bit storage register. You can use .jam to automate
the testing and verification process. You can only execute this instruction when the
device is in user mode. This instruction enables you to dynamically verify the CRC
functionality in-system without having to reconfigure the device. You can then switch
to use the CRC circuit to check for real errors induced by an SEU.
After the test completes, you can clear the CRC error and restore the original CRC
value using one of the following methods:
• Bring the TAP controller to the RESET state by holding TMS high for five TCK clocks
• Power cycle the device
• Perform these steps:
1. After the configuration completes, use CHANGE_EDREG JTAG instruction to
shift out the correct precomputed CRC value and load the wrong CRC value to
the CRC storage register. When an error is detected, the CRC_ERROR pin will
be asserted.
2. Use CHANGE_EDREG JTAG instruction to shift in the correct precomputed CRC
value. The CRC_ERROR pin is de-asserted to show that the error detection CRC
circuitry is working.
44
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
out[28], out[27],
out[26], out[25], out[24], out[23], out[22], out[21], out[20], out[19],
out[18], out[17], out[16], out[15], out[14], out[13], out[12], out[11],
out[10], out[9], out[8], out[7], out[6], out[5], out[4], out[3],
out[2], out[1], out[0]; 'Read out correct precomputed CRC value
PRINT " ";
STATE IDLE;
EXIT 0;
ENDPROC;
You can run the .jam file using quartus_jli executable with the following command
line:
quartus_jli -c<cable index> -a<action name> <filename>.jam
Related Information
• SEU Mitigation and Configuration Error Detection on page 24
• AN 425: Using the Command-Line Jam STAPL Solution for Device Programming
Provides more information about quartus_jli command line executable.
To enable the error detection feature using CRC, follow these steps:
1. Open the Intel Quartus Prime software and load a project using Intel MAX 10
device family.
2. On the Assignments menu, click Device. The Device dialog box appears.
3. In the Device dialog box, click Device and Pin Options. The Device and Pin
Options dialog box appears.
4. Click Device and Pin Option. The Device and Pin Option dialog box appears.
5. In the Device and Pin Option dialog box, select Error Detection CRC from the
category pane.
6. Turn on Enable Error Detection CRC_ERROR pin.
7. In the Divide error check frequency by field, enter a valid divisor.
The divisor value divides down the frequency of the configuration oscillator output
clock. This output clock is used as the clock source for the error detection process.
8. Click OK.
Related Information
SEU Mitigation and Configuration Error Detection on page 24
45
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
must be included in the atom. To access the logic array,you must insert the
fiftyfivenm_crcblock WYSIWYG atom into your design. The recommended clock
frequency of .clk port is to follow the clock frequency of EDCRC block.
Figure 14. Error Detection Block Diagram with Interfaces for Intel MAX 10 Devices
Internal Chip Oscillator
Clock Divider
(1 to 256 Factor)
VCC
CRC_ERROR
Pre-Computed CRC (Shown in BIDIR Mode)
(Saved in the Option Register)
Error Detection
Logic
CRC_ERROR
SRAM CRC
Bits Computation
REGOUT
SHIFTNLD
LDSRC
CLK
Logic Array
The following example shows how the input and output ports of a WYSIWYG atom are
defined in the Intel MAX 10 device.
fiftyfivenm_crcblock <name>
(
.clk(<ED_CLK clock source>),
.shiftnld(<ED_SHIFTNLD source>),
.ldsrc (<LDSRC source>),
.crcerror(<CRCERROR_CORE out destination>),
.regout(<output destination>)
);
defparam <crcblock_name>.oscillator_divider = <internal oscillator division (1
to 256)>;
<crcblock_name> — Unique identifier for the CRC block and represents any identifier name that is
legal for the given description language such as Verilog HDL, VHDL, AHDL. This
field is required.
.clk(<clock source> Input This signal designates the clock input of this cell. All operations of this cell are
with respect to the rising edge of the clock. Whether it is the loading of the data
into the cell or data out of the cell, it always occurs on the rising edge. This port
is required.
.shiftnld (<shiftnld Input This signal is an input into the error detection block. If shiftnld=1, the data is
source>) shifted from the internal shift register to the regout at each rising edge of clk. If
shiftnld=0, the shift register parallel loads either the pre-calculated CRC value
or the update register contents depending on the ldsrc port input. This port is
required.
continued...
46
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
.ldsrc (<ldsrc Input This signal is an input into the error detection block. If ldsrc=0, the pre-
source>) computed CRC register is selected for loading into the 32-bit shift register at the
rising edge of clk when shiftnld=0. Ifldsrc=1, the signature register (result
of the CRC calculation) is selected for loading into the shift register at the rising
edge of clk when shiftnld=0. This port is ignored when shiftnld=1. This
port is required.
.crcerror (<crcerror Output This signal is the output of the cell that is synchronized to the internal oscillator
out destination>) of the device (100-MHz or 80-MHz internal oscillator) and not to the clk port. It
asserts automatically high if the error block detects that a SRAM bit has flipped
and the internal CRC computation has shown a difference with respect to the
pre-computed value. This signal must be connected either to an output pin or a
bidirectional pin. If it is connected to an output pin, you can only monitor the
CRC_ERROR pin (the core cannot access this output). If the CRC_ERROR signal is
used by core logic to read error detection logic, this signal must be connected to
a BIDIR pin. The signal is fed to the core indirectly by feeding a BIDIR pin that
has its oe port connected to VCC.
.regout (<output Output This signal is the output of the error detection shift register synchronized to the
destination>) clk port, to be read by core logic. It shifts one bit at each cycle. User should
clock the clk signal 31 cycles to read out the 32 bits of the shift register. The
values at the .regout port are an inversion of the actual values.
Related Information
• SEU Mitigation and Configuration Error Detection on page 24
• Error Detection Timing on page 25
A compressed configuration file is needed to use the dual configuration mode in the
internal configuration scheme. This compressed file reduces the storage requirements
in internal flash memory, and decreases the time needed to send the bitstream to the
Intel MAX 10 device family. There are two methods to enable compression for the Intel
MAX 10 device family bitstreams in the Intel Quartus Prime software:
• Before design compilation—using the Compiler Settings menu.
• After design compilation—using the Convert Programming Files option.
47
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Related Information
Configuration Data Compression on page 27
Related Information
Configuration Data Compression on page 27
The .ekp file has other different formats, depending on the hardware and system
used for programming. There are three file formats supported by the Intel Quartus
Prime software:
• JAM Byte Code (.jbc) file
• JAM™ Standard Test and Programming Language (STAPL) Format (.jam) file
• Serial Vector Format (.svf) file
Only the .ekp file type generated automatically from the Intel Quartus Prime
software. You must create the .jbc, .jam and .svf files using the Intel Quartus
Prime software if these files are required in the key programming.
Note: Intel recommends that you keep the .ekp file confidential.
48
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
4. Click Option/Boot Info and the ICB setting dialog box will appear.
5. You can enable the Allow encrypted POF only option. Click OK once ICB setting
is set.
The device will only accept encrypted bitstream during internal configuration if this
option is enabled. If you encrypt one of CFM0, CFM1 or CFM2 only, the
Programmer will post a warning.
6. Type the file name in the File name field, or browse to and select the file.
7. Under the Input files to convert section, click SOF Data.
8. Click Add File to open the Select Input File dialog box.
9. Browse to the unencrypted .sof and click Open.
10. Under the Input files to convert section, click on the added .sof.
11. Click Properties and the SOF Files Properties: Bitstream Encryption dialog
box will appear.
12. Turn on Generate encrypted bitstream.
13. Turn on Generate key programming file and type the .ekp file path and file
name in the text area, or browse to and select <filename>.ekp.
14. You can the key with either a .key file or entering the key manually.
Note: Intel MAX 10 devices require the entry of 128-bit keys.
— Adding key with a .key file.
The .key file is a plain text file in which each line represents a key unless the
line starts with "#". The "#" symbol is used to denote comments. Each valid
key line has the following format:
<key identity><white space><128-bit hexadecimal key>
# This is an example key file
key1 0123456789ABCDEF0123456789ABCDEF
49
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Note: For dual configuration .pof file, both .sof file need to be encrypted with
the same key.The generation of key file and encrypted configuration file will
not be successful if different keys are used.
To program the .ekp and encrypted .pof separately using the Intel Quartus Prime
software, follow these steps:
1. In the Intel Quartus Prime Programmer, under the Mode list, select JTAG as the
programming mode.
2. Click Hardware Setup and the Hardware Setup dialog box will appear.
3. Select USBBlaster as the programming hardware in the Currently selected
hardware list and click Done.
4. Click Add File and the Select Programmer File dialog box will appear.
50
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
To integrate the .ekp into .pof and program both altogether using the Intel Quartus
Prime software, follow these steps:
1. In the Intel Quartus Prime Programmer, under the Mode list, select JTAG as the
programming mode.
2. Click Hardware Setup and the Hardware Setup dialog box will appear.
3. Select USBBlaster as the programming hardware in the Currently selected
hardware list and click Done.
4. Click the Auto Detect button on the left pane.
5. Select the .pof you want to program to the device.
6. Select the <yourpoffile.pof>, right click and select Add EKP File to
integrate .ekp file with the .pof file.
Once the .ekp is integrated into the .pof, you can to save the integrated .pof
into a new .pof. This newly saved file will have original .pof integrated
with .ekp information.
7. Select the <yourpoffile.pof> in the Program/Configure column.
8. After all settings are set, click Start to start programming
51
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Table 30. Configuration Image Outcome Based on Encryption Settings, Encryption Key
and CONFIG_SEL Pin Settings
Table shows the scenario when you disable the Configure device from CFM0 only. Key X and Key Y are
security keys included in your device and configuration image.
Configuratio CFM0 (image 0) CFM1 (image 1) Key Stored Allow CONFIG_SEL Design Loaded
n Image Encryption Key Encryption Key in the Device Encrypted pin After Power-up
Mode POF Only
(11) After image 0 configuration failed, device will automatically load image 1.
(12) After image 1 configuration failed, device will automatically load image 0.
52
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
Configuratio CFM0 (image 0) CFM1 (image 1) Key Stored Allow CONFIG_SEL Design Loaded
n Image Encryption Key Encryption Key in the Device Encrypted pin After Power-up
Mode POF Only
Table 31. Configuration Image Outcome Based on Encryption Settings and Encryption
Key
Table shows the scenario when you enable the Configure device from CFM0 only.
CFM0 (image 0) Encryption Key Stored in the Allow Encrypted POF Only Design Loaded After Power-
Key Device up
Related Information
Generating .pof using Convert Programming Files on page 39
Related Information
• JTAG Instruction Availability on page 23
53
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
You can only access the JTAG control block using either external or internal JTAG
interface one at a time. External JTAG interfaces are commonly used for JTAG
configuration using programming cable. To access the internal JTAG interface, you
must include the JTAG WYSIWYG atom in your Intel Quartus Prime software design.
TMSCORE
TMS
TCKCORE
TCK
TDOCORE
TDO
TDI TDI
TMS TMS
TCK TCK
TDO TDO
Note: To ensure the internal JTAG interfaces of Intel MAX 10 devices function correctly, all
four JTAG signals (TCK, TDI, TMS and TDO) in the JTAG WYSIWYG atom need to be
routed out. The Intel Quartus Prime software will automatically assign the ports to
their corresponding dedicated JTAG pins.
54
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
3.9.2. JTAG WYSIWYG Atom for JTAG Control Block Access Using Internal
JTAG Interface
The following example shows how the input and output ports of a JTAG WYSIWYG
atom are defined in the Intel MAX 10 device.
fiftyfivenm_jtag <name>
(
.tms(),
.tck(),
.tdi(),
.tdoutap(),
.tdouser(),
.tdicore(),
.tmscore(),
.tckcore(),
.corectl(),
.tdo(),
.tmsutap(),
.tckutap(),
.tdiutap(),
.shiftuser(),
.clkdruser(),
.updateuser(),
.runidleuser(),
.usr1user(),
.tdocore(),
.ntdopinena()
);
<name> — Identifier for the Intel MAX 10 JTAG WYSIWYG atom and represents any
identifier name that is legal for the given description language, such as
Verilog HDL, VHDL, and AHDL.
.corectl() Input Active high input to the JTAG control block to enable the internal JTAG
access from core interface. When the FPGA enters user mode after
configuration, this port is low by default. Pulling this port to logic high
will enable the internal JTAG interface (with external JTAG interface
disabled at the same time) and pulling this port to logic low will disable
the internal JTAG interface (with external JTAG interface enabled at the
same time).
.clkdruser()
These ports are not used for enabling the JTAG Secure mode using the
.runidleuser() Input/Output
internal JTAG interface, you can leave them unconnected.
.shiftuser()
continued...
55
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
.tckutap()
.tdiutap()
.tdouser()
.tdoutap()
.tmsutap()
.updateuser()
.usr1user()
.ntdopinena()
To disable the JTAG Secure mode, trigger the start_unlock port of the user logic to
issue the UNLOCK JTAG instruction. After the UNLOCK JTAG instruction is issued, the
device exits from JTAG secure mode. When the JTAG Secure mode is disabled, you can
choose to full-chip erase the internal flash of Intel MAX 10 device to disable the JTAG
Secure mode permanently.
The start_lock port in the user logic triggers the execution of the LOCK JTAG
instruction. Executing this instruction enables the JTAG Secure mode of the Intel MAX
10 device.
start_unlock or no
start_lock End of Instruction no
= 1? Length?
yes
yes
Enable the Internal JTAG
Interface, corectl = 1 Move the TAP Controller
State Machine from the
SHIFT_IR State to the
IDLE State.
Move the TAP Controller
State Machine from the
RESET State to the
SHIFT_IR State by End
Controlling the TMS Core.
56
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
clk_in Input Clock source for the user logic. The fMAX of the user logic depends on the
timing closure analysis. You need to apply timing constraint and perform
timing analysis on the path to determine the fMAX.
start_lock Input Triggers the execution of the LOCK JTAG instruction to the internal JTAG
interface. Pulse signal high for at least 1 clock cycle to trigger.
start_unlock Input Triggers the execution of the UNLOCK JTAG instruction to the internal JTAG
interface. Pulse signal high for at least 1 clock cycle to trigger.
jtag_core_en_out Output Output to the JTAG WYSIWYG atom. This port is connected to the corectl
port of the JTAG WYSIWYG atom to enable the internal JTAG interface.
tck_out Output Output to the JTAG WYSIWYG atom. This port is connected to the
tck_core port of the JTAG WYSIWYG atom.
tdi_out Output Output to the JTAG WYSIWYG atom. This port is connected to the
tdi_core port of the JTAG WYSIWYG atom.
tms_out Output Output to the JTAG WYSIWYG atom. This port is connected to the
tms_core port of the JTAG WYSIWYG atom.
indicator Output Logic high of this output pin indicates the completion of the LOCK or
UNLOCK JTAG instruction execution.
Note: You must instantiate the internal JTAG interface for you unlock the external JTAG when
the device is in JTAG Secure mode.
When you enable the JTAG Secure option, the Intel MAX 10 device will be in the JTAG
Secure mode after power-up. To validate the JTAG Secure feature in your design
example, perform these steps:
1. Configure the reference design .pof file into the device with JTAG Secure mode
enabled. After power cycle, the device should be in JTAG Secure mode.
2. You can ensure that the device enters user mode successfully by observing one of
the following:
— CONFDONE pin goes high
— counter_output pin starts toggling
3. Issue the PULSE_NCONFIG JTAG instruction using the external JTAG pins to
reconfigure the device. You can use the pulse_ncfg.jam file attached in the
design example. To execute the pulse_ncfg.jam file, you can use the
quartus_jli or the JAM player. You can ensure that the device does not reconfigure
by observing one of the following:
— CONFDONE pin stays high
— counter_output pin continues toggling
57
3. Intel MAX 10 FPGA Configuration Design Guidelines
UG-M10CONFIG | 2019.10.07
58
UG-M10CONFIG | 2019.10.07
Send Feedback
Related Information
• Introduction to Intel FPGA IP Cores
Provides general information about all Intel FPGA IP cores, including
parameterizing, generating, upgrading, and simulating IP cores.
• Creating Version-Independent IP and Qsys Simulation Scripts
Create simulation scripts that do not require manual updates for software or IP
version upgrades.
• Project Management Best Practices
Guidelines for efficient management and portability of your project and IP files.
Related Information
• Unique Chip ID on page 21
• Unique Chip ID Intel FPGA IP Core Ports on page 64
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
4. Intel MAX 10 FPGA Configuration IP Core Implementation Guides
UG-M10CONFIG | 2019.10.07
60
UG-M10CONFIG | 2019.10.07
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
5. Dual Configuration Intel FPGA IP Core References
UG-M10CONFIG | 2019.10.07
Related Information
• Dual Configuration Intel FPGA IP Core on page 19
• Avalon Interface Specifications
Provides more information about the Avalon-MM interface specifications applied
in Dual Configuration Intel FPGA IP core.
• Instantiating the Dual Configuration Intel FPGA IP Core on page 60
• Remote System Upgrade Status Registers on page 18
The Remote System Upgrade Status Register—Previous state bit for Intel MAX
10 Devices table provides more information about previous state applications
reconfiguration sources.
(13) You can only read the 12 most significant bit of the 29 bit user watchdog value using Dual
Configuration IP Core.
(14)
Reads the config_sel of the input register only. It will not reflect the physical CONFIG_SEL
pin setting.
62
5. Dual Configuration Intel FPGA IP Core References
UG-M10CONFIG | 2019.10.07
Clock frequency Up to 80MHz Specifies the number of cycle to assert RU_nRSTIMER and RU_nCONFIG signals.
Note that maximum RU_CLK is 40 MHz, the Dual Configuration Intel FPGA IP
core has restriction to run at 80 MHz maximum, which is twice faster than
hardware limitation. This is because the Dual Configuration Intel FPGA IP core
generates RU_CLK at half rate of the input frequency.
63
UG-M10CONFIG | 2019.10.07
Send Feedback
clkin Input 1 • Feeds clock signal to the unique chip ID block. The
maximum supported frequency is 100 MHz.
• When you provide a clock signal, the IP core reads the
value of the unique chip ID and sends the value to the
chip_id output port.
reset Input 1 • Resets the IP core when you assert the reset signal to
high for at least one clock cycle.
• The chip_id [63:0]output port holds the value of the
unique chip ID until you reconfigure the device or reset
the IP core.
data_valid Output 1 • Indicates that the unique chip ID is ready for retrieval. If
the signal is low, the IP core is in initial state or in
progress to load data from a fuse ID.
• After the IP core asserts the signal, the data is ready for
retrieval at the chip_id[63..0] output port.
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
UG-M10CONFIG | 2019.10.07
Send Feedback
2019.10.07 Updated the decription about generating third-party programming files using command line for
Generating Third-Party Programming Files using Intel Quartus Prime Programmer in the Configuring
Intel MAX 10 Devices using JTAG Configuration and Configuring Intel MAX 10 Devices using Internal
Configuration sections.
2019.06.14 • Added guideline for JTAG pin sharing feature in Table: Dual-Purpose Configuration Pin Guidelines for
Intel MAX 10 Devices.
• Renamed sections to Internal and External JTAG Interfaces and JTAG WYSIWYG Atom for JTAG
Control Block Access Using Internal JTAG Interface under the section Intel MAX 10 JTAG Secure
Design Example.
• Updated Figure: Internal and External JTAG Interface Connections to correct external JTAG pin
directions, remove ports from internal JTAG block, and add labels for JTAG WYSIWYG atom, JTAG
WYSIWYG interface, and external JTAG pins.
• Added description that offset 2 bits are not one-hot and description for offset 3 on busy signal
deassertion in Table: Dual Configuration Intel FPGA IP Core Avalon-MM Address Map for Intel MAX
10 Devices.
2019.04.30 Updated Table: Dual Configuration Intel FPGA IP Core Avalon-MM Address Map for Intel MAX 10
Devices to correct the offset 2 descriptions for bits 1 and 2.
2018.10.29 • Updated Table: ICB Values and Descriptions for Intel MAX 10 Devices to update the footnote for
JTAG Secure feature.
• Updated the description in User Watchdog Timer.
• Updated the note for JTAG Secure option in Generating .pof using Convert Programming Files.
• Updated the description of step 5 in Generating .ekp File and Encrypt Configuration File.
• Added a note in step 4 in Enabling Dual-purpose Pin.
continued...
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in ISO
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services 9001:2015
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any Registered
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
7. Document Revision History for the Intel MAX 10 FPGA Configuration User Guide
UG-M10CONFIG | 2019.10.07
Document Changes
Version
• Updated Figure: Configuration Sequence for Intel MAX 10 Devices to add a Read ICB Settings block
and a note for the Read ICB Settings block.
• Updated Table: Dual-Purpose Configuration Pin Guidelines for Intel MAX 10 Devices to update the
guidelines for JTAG pins.
• Updated Figure: Connection Setup for JTAG Single-Device Configuration using Download Cable.
2018.06.01 Added 1 as valid value for n in Minimum and Maximum Error Detection Frequencies for Intel MAX 10
Devices table.
2018.02.12 Added steps to generate third-party programming tool files (.jbc, .jam, and .svf).
July 2017 2017.07.20 • Updated CFM term to configuration flash memory in High-Level
Overview of JTAG Configuration and Internal Configuration for MAX 10
Devices figure.
• Added BST definition that is boundary-scan test.
June 2017 2017.06.15 Updated methods to clear the CRC error and restore the original CRC value
in Verifying Error Detection Functionality.
April 2017 2017.04.06 Updated Auto-recofigure from secondary image when initial image fails
(enabled by default) option to Configure device from CFM0 only reflecting
user interface update.
May 2016 2016.05.13 • Changed instances of Standard POR to Slow POR to reflect Intel
Quartus Prime GUI.
• Updated tCFG to tRU_nCONFIG.
• Corrected file type from .ekp to .pof in Step 8 of Programming .ekp
File and Encrypted .pof Separately.
• Corrected Use secondary image ISP data as default setting when
available description in ICB Values and Descriptions for Intel MAX 10
Devices table.
• Corrected CFM programming time.
• Added note on JTAG pin requirements when using JTAG pin sharing.
• Moved JTAG Pin Sharing Behavior under Guidelines: Dual-Purpose
Configuration Pin.
• Updated configuration sequence diagram by moving 'Clears
configuration RAM bits from Power-up state to Reset state.
• Corrected error detection port input and output for <crcblock_name>
from input to none.
• Added example of remote system upgrade access through user
interface and port definitions.
• Removed preliminary terms for Error Detection Frequency and Cyclic
Redundancy Check Calculation Timing.
• Added Connection Setup for JTAG Multi-Device Configuration using
Download Cable diagram.
• Updated Connection Setup for JTAG Single-Device Configuration using
Download Cable diagram.
• Added new JTAG Secure design example.
continued...
66
7. Document Revision History for the Intel MAX 10 FPGA Configuration User Guide
UG-M10CONFIG | 2019.10.07
December 2015.12.14 • Updated ICB setting description for Set I/O to weak pull-up prior
usermode option to state the weak pull-up is enabled during
configuration.
• Removed Accessing the Remote System Upgrade Block Through User
Interface.
• Added input and output port definition for error detection WYSIWYG
atom.
• Updated the I/O pin state to be dependent on ICB bit setting during
reconfiguration.
November 2015 2015.11.02 • Removed JRunner support for JTAG configuration and link to AN 414.
• Updated differences in supported internal configuration mode supported
based on device feature options in a table.
• Removed maximum number of compressed configuration image table
do to redundancy.
• Updated Initialization Configuration Bits setting and description to
reflect Quartus Prime 15.1 update.
• Updated Enable JTAG pin sharing and Enable nCONFIG, nSTATUS,
and CONF_DONE pins to reflect Quartus II 15.1 update.
• Added information about ISP clamp feature.
• Updated information about steps to generate Raw Programming Data
(.rpd).
• Renamed section title from Configuration Total Flash Memory
Programming Time to Configuration Flash Memory Programming Time.
• Renamed table title from Configuration Total Flash Memory
Programming Time for Sectors in Intel MAX 10 Devices to Configuration
Flash Memory Programming Time for Sectors in Intel MAX 10 Devices.
• Added note to Configuration Flash Memory Programming Time for
Sectors in Intel MAX 10 Devices table.
• Added information about internal JTAG interface and accessing internal
JTAG block through user interface.
• Added Intel MAX 10 JTAG Secure design example.
June 2015 2015.06.15 • Added related information link to AN 741: Remote System Upgrade for
MAX 10 FPGA Devices over UART with the Nios II Processor in Altera
Dual Configuration IP Core References and Remote System Upgrade in
Dual Compressed Images.
• Added pulse holding requirement time for RU_nRSTIMER in Remote
System Upgrade Circuitry Signals for Intel MAX 10 Devices table.
• Added link to Remote System Upgrade Status Register—Previous State
Bit for Intel MAX 10 Devices table for related entries in Altera Dual
Configuration IP Core Avalon-MM Address Map for Intel MAX 10 Devices
table.
May 2015 2015.05.04 • Rearranged and updated Configuration Setting names 'Initialization
Configuration Bits for MAX 10 Devices' table.
• Updated 'High-Level Overview of Internal Configuration for MAX 10
Devices' figure with JTAG configuration and moved the figure to
'Configuration Schemes' section.
• Added link to corresponding description of configuration settings in
'Initialization Configuration Bits for MAX 10 Devices' table.
continued...
67
7. Document Revision History for the Intel MAX 10 FPGA Configuration User Guide
UG-M10CONFIG | 2019.10.07
68