Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
In place where control over the machine from a remote location and man power is
reduced considerably and reduces stress and strain, GSM system can do duty Effectively.
This project deals with using GSM system in a mission critical place like power station,
highly secured industries.
1
CHAPTER 1
INTRODUCTION
To control the speed of the motor using GSm modem we need the following
requirements,
Microcontroller 89c51
EEPROM
DAC
MAX232
LCD
IR sensor
DC motor
2
1.1 BLOCK DIAGRAM :
3
CHAPTER 2
GSM MODEM
This GSM modem is a highly flexible plug and play GSM 900 / GSM 1800 /
GSM 1900 modem for direct and easy integration RS232, voltage range for the power
supply and audio interface make this device perfect solution for system integrators and
single user.
Voice, Data/Fax, SMS, DTMF, GPRS, integrated TCP/P stack and other features
like the GSM / GPRS modules on this homepage.
• Input current: 8mA in idle mode, 150mA in communication GSM 900 @ 12V
• Input current: 8mA in idle mode, 110mA in communication GSM 1800 @ 12V
• Temperature range: Operating -20 to +55 degree Celsius; Storage -25 to +70
degree Celsius
4
CHAPTER 3
LCD
The HD44780U dot-matrix liquid crystal display controller and driver LSI
displays alpha numeric, Japanese kana characters, and symbols. It can be configured to
drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor.
Since all the functions such as display RAM, character generator, and liquid crystal
driver, required for driving a dot-matrix liquid crystal display are internally provided on
one chip, a minimal system can be interfaced with this controller/driver.
The low power supply (2.7V to 5.5V) of the HD44780U is suitable for any
portable battery-driven product requiring low power dissipation.
3.1 FEATURES :
• ¾ 2.7 to 5.5V
• ¾ 3.0 to 11V
5
• Correspond to high speed MPU bus interface
6
CHAPTER 4
MICROCONTROLLER
VCC :
7
Supply voltage.
GND :
Ground.
PORT 0 :
Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can
sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high
impedance inputs.
Port 0 may also be configured to be the multiplexed low order address/data bus
during accesses to external program and data memory. In this mode P0 has internal
pullups.
Port 0 also receives the code bytes during Flash programming, and outputs the
code bytes during program verification. External pullups are required during program
verification.
PORT 1 :
Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output
buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins they are
pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that
are externally being pulled low will source current (IIL) because of the internal pullups.
Port 1 also receives the low-order address bytes during Flash programming and
verification.
PORT 2 :
Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output
buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins they are
8
pulled high by the internal pull ups and can be used as inputs. As inputs, Port 2 pins that
are externally being pulled low will source current (IIL) because of the internal pull ups.
Port 2 emits the high-order address byte during fetches from external program
memory and during accesses to external data memory that use 16-bit addresses (MOVX
@DPTR). In this application it uses strong internal pull-ups when emitting 1s. During
accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits
the contents of the P2 Special Function Register.
Port 2 also receives the high-order address bits and some control signals during
Flash programming and verification.
PORT 3 :
Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output
buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins they are
pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that
are externally being pulled low will source current (IIL) because of the pullups. Port 3
also serves the functions of various special features of the AT89C51 as listed below: Port
3 also receives some control signals for Flash programming and verification.
PORT FUNCTIONS
9
P3.6 WR (external data memory write strobe)
RST :
Reset input. A high on this pin for two machine cycles while the oscillator is
running resets the device.
ALE/PROG :
Address Latch Enable output pulse for latching the low byte of the address during
accesses to external memory. This pin is also the program pulse input (PROG) during
Flash programming.
PSEN :
Program Store Enable is the read strobe to external program memory. When the
AT89C51 is executing code from external program memory, PSEN is activated twice
each machine cycle, except that two PSEN activations are skipped during each access to
external data memory.
EA/VPP :
10
FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on
reset.
EA should be strapped to VCC for internal program executions. This pin also
receives the 12-volt programming enable voltage (VPP) during Flash programming, for
parts that require 12-volt VPP.
XTAL1 :
Input to the inverting oscillator amplifier and input to the internal clock operating
circuit.
XTAL2 :
OSCILLATOR CHARACTERISTICS :
XTAL1 and XTAL2 are the input and output, respectively, of an inverting
amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 1.
Either a quartz crystal or ceramic resonator may be used. To drive the device from an
external clock source, XTAL2 should be left unconnected while XTAL1 is driven as
shown in Figure 2. There are no requirements on the duty cycle of the external clock
signal, since the input to the internal clocking circuitry is through a divide-by-two flip-
flop, but minimum and maximum voltage high and low time specifications must be
observed.
11
CHAPTER 5
EEPROM
5.1 FEATURES :
• 100 kHz (1.8V) and 400 kHz (2.5V, 2.7V, 5V) Compatibility
12
• Write Protect Pin for Hardware Data Protection
• 8-byte Page (1K, 2K), 16-byte Page (4K, 8K, 16K) Write Modes
The SCL input is used to positive edge clock data into each EEPROM device and
negative edge clock data out of each device.
13
The SDA pin is bi-directional for serial data transfer. This pin is open-drain
driven and may be wire-ORed with any number of other open-drain or open collector
devices.
The A2, A1 and A0 pins are device address inputs that are hard wired for the
AT24C01A and the AT24C02. As many as eight 1K/2K devices may be addressed on a
single bus system (device addressing is discussed in detail under the Device Addressing
section).
The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of
four 4K devices may be addressed on a single bus system. The A0 pin is a no connect.
The AT24C08 only uses the A2 input for hardwire addressing and a total of two
8K devices may be addressed on a single bus system. The A0 and A1 pins are no
connects.
The AT24C16 does not use the device address pins, which limits the number of
devices on a single bus to one. The A0, A1 and A2 pins are no connects.
The AT24C01A/02/04/16 has a Write Protect pin that provides hardware data
protection. The Write Protect pin allows normal read/write operations when connected to
ground (GND). When the Write Protect pin is connected to VCC, the write protection
feature is enabled.
14
CHAPTER 6
6.1 FEATURES :
15
CHAPTER 7
MAX232
The Max 232 is a dual RS-232 receiver / transmitter that meets all EIA RS232C
specifications while using only a +5V power supply. It has 2 onboard charge pump
voltage converters which generate +10V and –10V power supplies from a single 5V
power supply. It has four level translators, two of which are RS232 transmitters that
convert TTL\ CMOS input levels into + 9V RS232 outputs. The other two level
translators are RS232 receivers that convert RS232 inputs to 5V.
3. Voltage quadrapular for input voltage upto 5.5V (used in power supply Section of
computers, peripherals, and modems).
1. A dual transmitter
2. A dual receiver
16
internal 400KΩ pull up resistor connected between the transistor input and Vcc will pull
the input high forming the unused transistor output low.
The open circuit output voltage swing is guaranteed to meet the RS232
specification + 5v output swing under the worst of both transmitter driving the 3KΩ
Minimum load impedance, the Vcc input at 4.5V and maximum allowable ambient
temperature typical voltage with 5KΩ and Vcc= +.9 v
The slow rate at output is limited to less than 30V/μs and the powered done
output impedance will be a minimum of 300Ω with +2V applied to the output with Vcc
=0V.The outputs are short circuit protected and can be short circuited to ground
indefinitely.
The TTL\CMOS compatible output of receiver will be low whenever the RS232
input is greater than 2.4V. The receiver output will be high when input is floating or
driven between +0.8V and –30V.
17
7.3 PIN DIAGRAM OF MAX 232:
18
CHAPTER 8
RS 232
The most common communication interface for short distance is RS-232. RS-232
defines a serial communication for one device to one computer communication port, with
speeds upto 19,200 baud. Typically 7 or 8 bits (on/off) signal are transmitted to represent
a character or digit. The 9 pin connector is used. The pin details is given below.
Most microcontrollers run on a single supply voltage, and 99 out of 100 times,
that voltage is +5 volts. In rough terms, logical 1 on these devices indicates that +5 is the
voltage on the output pin. Logical 0 specifies that 0 volts is on the line.
The RS-232-C standard specifies that the voltage on the wire for sending a logical
0 are from +5v to +15v. The voltage for sending a 1 are from -5v to -15v. Most
microcontrollers not capable of generating these voltages. So, to connect a
microcontroller SCI port to a true RS-232 device, you need to convert the TTL voltages
of 0 and +5 into voltages between about -10 volts and +10 volts.
19
CHAPTER 9
9.1 FEATURES :
• High BVCEO
20
9.2 PIN DIAGRAM :
9.3 APPLICATIONS :
21
CHAPTER 10
RAMP GENERATOR
Using standard circuits and no auxiliary voltage generators, such as charge pumps
or inductive DC-DC converters, it is difficult to build a precision, rail-to-rail ramp
generator that operates on a single supply and resets to a well-defined level. implements
such a circuit using a bootstrapped series reference and an op amp with rail-to-rail I/O
and very low bias current.
the noninverting input of op amp IC1, configured as a voltage follower. The current
through RRAMP is the charging current, kept constant by forcing the voltage across
RRAMP to equal the reference voltage from IC1. One side of RRAMP is connected to
CRAMP, and the other side to the reference output. In turn, the ground terminal of the
reference IC connects to the op-amp output, which provides a low-impedance replica of
the voltage across CRAMP.
Thus, the op-amp output follows the CRAMP voltage and drives the GND pin of
the IC2 reference, keeping the voltage across RRAMP equal to VREF. A 1μF capacitor
from the op-amp output bootstraps IC1's supply-voltage input, driving it above the
nominal level yet keeping it within that device's operating range, and thereby allowing
the op-amp output to reach its own supply-rail voltage.
A MOSFET switch across the ramp capacitor returns the ramp output to 0V when
RAMP_DISABLE goes high, allowing the ramp to develop when RAMP_DISABLE is
low. A scope shot of the ramp shows the excursion limits for a supply voltage of 5.00V.
The ramp slope is:
22
……….EQ NO :2
23
CHAPTER 11
The MOC301XM and MOC302XM series are optically isolated triac driver
devices. These devices contain a GaAs infrared emitting diode and a light activated
silicon bilateral switch, which functions like a triac. They are designed for interfacing
between electronic controls and power triac to control resistive and inductive loads for
115/240 VAC operations.
11.1 FEATURES :
• Excellent IFT
250V-MOC301XM
400V-MOC302XM
24
11.2 PIN DIAGRAM :
11.3 APPLICATIONS :
• Industrial controls
• Solenoid/valve controls
• Traffic lights
• Vending machines
25
CHAPTER 12
COMPARATOR OPERATION
The following drawing show the two simplest configurations for voltage
comparators. The diagrams below the circuits give the output results in a graphical form.
For these circuits the REFERENCE voltage is fixed at one-half of the supply
voltage while the INPUT voltage is variable from zero to the supply voltage.
In theory the REFERENCE and INPUT voltages can be anywhere between zero
and the supply voltage but there are practical limitations on the actual range depending on
the particular device used.
26
12.1 INPUT VS OUTPUT RULES :
1. Current WILL flow through the open collector when the voltage at the PLUS
input is lower than the voltage at the MINUS input.
2. Current WILL NOT flow through the open collector when the voltage at the
PLUS input is higher than the voltage at the MINUS input.
Generally, all digital grounds are gathered to a single point. Likewise all analog
grounds are gathered to a single point. Then generally there is some connection between
the two grounds, so they have no DC potential difference. That connection may well be a
choke, which will allow the two grounds to have the same DC potential, but hopefully it
will keep the AC noise, which tends to be pretty "loud" on the digital ground due to the
high speed switching currents, off the analog ground and hopefully therefore keep it
quieter.
27
CHAPTER 13
I2C BUS
• Only two bus lines are required; a serial data line (SDA) and a serial clock line
(SCL)
• Each device connected to the bus is software addressable by a unique address and
simple master/ slave relationships exist at all times; masters can operate as
master-transmitters or as master-receivers
• It’s a true multi-master bus including collision detection and arbitration to prevent
data corruption if two or more masters simultaneously initiate data transfer
• Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s
in the standard mode or up to 400 kbit/s in the fast mode
• On-chip filtering rejects spikes on the bus data line to preserve data integrity
• The number of ICs that can be connected to the same bus is limited only by a
maximum bus capacitance of 400 pF.
I2C-bus compatible ICs allow a system design to rapidly progress directly from a
functional block diagram to a prototype. More over, since they ‘clip’ directly onto the
I2C-bus without any additional external interfacing, they allow a prototype system to be
modified or upgraded simply by ‘clipping’ or ‘unclipping’ ICs to or from the bus.
Here are some of the features of I2C-bus compatible ICs which are
• Functional blocks on the block diagram correspond with the actual ICs; designs
proceed rapidly from block diagram to final schematic
28
• No need to design bus interfaces because the I2C-bus interface is already
integrated on-chip
• ICs can be added to or removed from a system without affecting any other circuits
on the bus
13.2 ADVANTAGE :
29
CHAPTER 14
CIRCUIT DIAGRAM
30
TABLE OF CONTENTS
ACKNOWLDEGEMENT III
ABSTRACT 1
LIST OF TABLES IX
LIST OF FIGURES IX
1 INTRODUCTION 2
2 GSM MODEM 4
3.1 FEATURES 5
4 MICROCONTROLLER 7
5 EEPROM 12
5.1 FEATURES 12
6 DAC 15
6.1 FEATURES 15
7 MAX232
8 RS232 19
9 OPTO COUPLER IC 20
9.1 FEATURES 20
9.3 APPLICATION 21
10 RAMP GENERATOR 22
11 MOC 3022 IC 24
11.1 FEATURES 24
11.3 APPLICATION 25
12 COMPARATOR OPERATION 26
13 12C BUS 28
13.2 ADVANTAGE 29
14 CIRCUIT DIAGRAM
14.2 WORKING
14.3 WAVEFORM
15 FLOWCHART
15.1 ALGORITHM
15.2 CODING
16 CONCLUSION
16.1 APPLICATION
17 REFERENCE
ix
LIST OF FIGURES
1 BLOCK DIAGRAM 3
7 RAMP WAVEFORM 15
9 BASIC OPERATION OF
COMPARATORS 20
10 CIRCUIT DIAGRAM 31
12 WAVEFORM 33
13 FLOWCHART 34
PROJECT REPORT
On
SPEED CONTROL OF DC MOTOR USING GSM
BACHELOR OF TECHNOLOGY
in
ELECTRICAL AND ELECTRONICS ENGINEERING
by
T . RENGASAMY (10503046)
J . VINOTH KUMAR (10503066)
A . GOPINATH (10503071)
S . KANNAN (10503072)
Under the guidance of
Date :
ACKNOWLEDGEMENT
of speed control of DC motor using GSM in him by him and through him
university for granting me the permission to carry out the work in the
institution
Lect., Dept. of EEE SRM university for all the valuable guidance he