Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
0
y
E(y) = E 2 log x= 2 log x f x dx
1 0
1
2 log x dx 2x log x x0
1
x
Integral G. dS .G dv 0
I2 = a , I3 = a, S1 = b, S0 = c 2
0.2m2 1 0.1mA
1 2
F = I 0 S1 S0 I1 S1S0 I 2S1 S0 I 3S1S0
2
VDS = VDD – ID RD = 5 – (0.1m) (20k) = 3V
F ab c abc ab c abc
VDS > VGS – VTN transistor is in
F = m (1, 2, 4, 7) saturation
PD = ID VDS = (0.1m) (3) = 0.3mW
For a Full Adder circuit:-
a b c sum carry 09. Ans: 1.61 (Range: 1.50 to 1.70)
000 0 0 3 10 8
001 1 0 Sol: VP = 186106 =
r
010 1 0
011 0 1 3 108
n= r = 1.61
100 1 0 186 10 6
101 0 1
110 0 1 10. Ans: (c)
111 1 1 tanax
Sol: Lt a
x 0 x
Sum = m(1, 2, 4, 7) tan4x 1 tan4x
Now, Lt Lt
x 0
4x 4 x 0 x
tan4x 1
The given multiplexer circuit is equivalent Lt 4 1
to sum equation of full adder. x 0 4x 4
11. Ans: 0.836 (Range: 0.8 to 0.85) So, ROC –2 < < 1.
Sol: i2 =
24
4
1 e 4 t / 8 ht
1 2 t
e ut e t u t
1
3 3
= 6(1 – e–0.5t)
At t = 0.3 15. Ans: 60
i2 = 0.836 A Sol:
+ V0
12. Ans: (b) Vi
– AVi +
–
N N
Sol: V0 KT ln DC 2 DB Vs +
–
ni R2
V0 N N
ln DC 2 DB +
KT ni Vf R1
V –
N DCN DB 0
e KT
n i2 Fig. Non inverting op-amp circuit with
N N op-amp replaced by its equivalent circuit
n i2 DCV0 DB V R1 1k
e KT f 0.1
V0 R 1 R 2 1k 9k
10 1014
16
n i2 57810 3 The de-sensitivity factor is 1 + A
= 1 + (104 0.1) 103
e 0.02586
= 20log 103 dB
ni = 1.401 1010/cm3
= 60dB
13. Ans: (c)
16. Ans: 10 (no range)
(s 2)(s 3) s 2 5s 6 6
Sol: = = 5 s Sol: Resolution = Vi = 5mV
s s s Maximum Analog input = Vi(max) = 5V
KI
= KP K Ds Vi = n
1
5
s 2 1
Kp = 5, KI = 6, KD = 1
2n 1 = 1000
14. Ans: (c) 2n = 1001
d 2 yt dyt
Sol: Given 2 yt x t . n 10
dt 2 dt
Apply L.T
17. Ans: (c)
s2Y(s) + sY(s) – 2Y(s) = X(s)
Y(s)
Sol: T . F C (s I A)1 B ,
Hs 2
1 1
s s 2 s 2s 1
U(s)
1/ 3 1/ 3 u(t) δ(t)
LT
U(s) 1
s 2 s 1
Y(s) = C(sI A)1 B
Given that system is stable. So, ROC must
y(t) = C eAt B , as eA t
LT
(s I A)1
include j axis.
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
:5: GATE Full Length Mock Test
V1 + 2V V1
1 + A
6 6 2 3V1 2 8
I1
(I2) A
2 4 8
V1
+
I1 V1
2
3
V1 Between 1 and 1; we have (4 // 2 ) in
+
8
series with (4 // 2 ) =
We have V1 = A V2 + B (I2) 3
3V
I1 = C V2 + D (I2) I1 1 A . From figure, where currents
8
are marked, I 2 1 A
With port 2 open; between 1 & 1 there is a V
6 path (1 2 1) and another 6 path 8
(1 2 1). V1 V
B 1 8
Effective resistance between 1 and 1 I 2 V2 0 V1
=3 8
3V1
I1 = V1/3 I1
D 8 3
I 2 V 0 V1
2
With port 2 open; I2 = 0. Currents and 8
voltage drops across different resistors are
shown in above figure. 19. Ans: (c)
Sol: 110110
4V1 2V1
By KVL; V2 0001110
6 6
000
V1 V1
V2 A3 20. Ans: 0.0625 (no range)
3 V2 I 2 0
Sol: Gz z 3 .
1
1
V1 1 z 1
I 4
Also, 1 C 3 1Ʊ
Let, x n Xz
V2 V1 1
I 2 0
1
3 1 .z 1
4
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
:6: ECE
1
n At the surface, it has become from p-type to
x n u n n-type (EFS > Ei n-type).
4 Thus strong inversion has taken place.
By Time shifting property,
xn 3 ZT
z 3 Xz 24. Ans: (c)
n 3
1 Sol: HOLD has highest priority among all other
u n 3 Gz
1
z 3 .
Z.T.
signals.
4 1 1
1 .z HOLD > TRAP(RST 4.5) > RST 7.5
4 > RST 6.5
n 3
1
z 1 Gz gn u n 3
4 25. Ans: 0.25
Put n = 5 Sol: Given
x
5 3 x2
0 f t dt 2 2 4x sin 2x 2 cos2x
2
1 1
g5
4 4
Differentiating both sides of above w.r.t 'x',
g5
1
0.0625 we get
16 x
d
f t dt 0 4 sin 2x
2x
21. Ans: (b)
dx 0 2
8x cos2x 4 sin 2x
Sol: Y z Z(z)
4 d d
x f x 0 .f 0 x 8x cos(2x )
dx dx
Y z (2 j3) Ʊ
4 f(x) = x + 8x.cos(2x)
1 1 2
22. Ans: 1.19 range (1.0 to 1.3) f = 8 . cos
Sol: For first wire, resistivity of conducting 4 4 4 4
material is 1
= = 0.25
RA 0.56 2 10 6 4
2.24 10 8 m
50
Cross-sectional area of second wire is 26. Ans: 3 (range 2.9 t0 3.1)
A=
2.24 10 8 100
1.12 10 6 m 2
Sol:
6
R 2
V1 V2
6
Diameter(d) = 2 A 2 1.12 10 I
+
– 12 I
= 1.19 10–3 m 0.5 I 12 6A 6
Z jZ 0
0 Zin Z max Z 0 L
T T T Z 0 jZ L
s12 ( t ) dt s 22 ( t )dt 2 s1 ( t ) s 2 ( t )dt Z L jZ 0 tan
0 0 0 Z in Z 0
Z 0 jZ L tan
A T A T 2 A T
2 2 2
= 4A2T
8 , 4
2A 2 T
Pe Q Z j25
N 0 60 25 L
25 jZ L
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
:9: GATE Full Length Mock Test
2.425 jZ L ZL j25
x=0
(60 – j25) = ZL(1–j2.4) x=1
60 j25 1 j2.4 00 x=1 x=0
ZL x=0
1 j2.4 1 j2.4 11
01
120 j119
17.75 j17.6 x=1
6.76 x=1 10
ZL = 17.75 + j17.6 x=0
35. Ans: (d) Circuit is behaving as upcounter when x = 1
Sol: % Efficiency of AM System,
K a2 Pm 37. Ans: 10
% = 100% Sol: Put s = z –1
1 K a2 .Pm
k
0.12 100 CE 1 0
100 % =
1
100 % z 1z 1 3z 1 4
1 0.1 . 100
2
11 z3 + 4 z2 + z + k – 6 = 0
= 50% z3 1 1
36. Ans: (c) z 2 4 k–6
10 k
Sol: z1
4
P.S i/p FF i/ps N.S z0 k 6
Q1 Q2 x J1 K1 J2 K2 Q1Q2 10 – k = 0
0 0 0 0 0 0 0 0 0 k = 10
0 0 1 0 0 1 1 0 1
0 1 0 0 0 0 0 0 1
0 1 1 1 1 1 1 1 0
1 0 0 0 0 0 0 1 0
1 0 1 0 0 1 1 1 1
1 1 0 0 0 0 0 1 1
1 1 1 1 1 1 1 0 0
38. Ans: (d)
Sol:
2mA 2mA
4mA 2mA 4mA
1mA 1mA 1mA 1mA 1mA 1mA +
7.7V 0.7
–
8V Q1 Q2 7V
+ –
V0
1k 1k
Q1 is OFF since VEB = 7.7 – 8 = –0.3 < VON
Q2 is ON
4mA current is passed through Q2 transistor and V0 = 0 – (4mA 1k) = –4V.
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
: 10 : ECE
2 W
g m n Cox VGS VTH 0.725 mA / V
7
1 7 1 L
2 7 1 2
d
V 50
7
r0 A 47 k
I D 1.06
tan
1 1
2 7
R'L = 4.52k
AV = –gm R'L = –0.725 4.52
tan 1 7
2
= –3.27 –3.3
2
= 0.4548
41. Ans: 3.2 (3.1 to 3.3)
Percentage of energy 1 1 1 1 j
Sol: Yeq ʊ
0.4548 2 j4 R 10 R 5
0.9096 100 90.96% 91%
0.5 For 0.9 lagging, angle of admittance must
be cos–1(0.9) = –25.84
40. Ans: (a) 1/ 5
Sol: DC analysis Thus, tan 25.84 0.48 2
1/10 1/ R
VDD R = 3.2
RG RD ID
42. Ans: (d)
Sol: The average power density at the earth is
IG=0 + given by
VDS Pavg
– Wavg
IS=ID 4r 2
10
VGS = VDS = VDD – ID RD
4 380 10 6
2
I D K n VGS VTH
1 2 Wavg = 5.5 10–18 W/m2
2 E
2
But, Wavg rms
Solve quadratic equation in ID 0
ID = 1.06mA E rms 377 5.5 10 18
VDS = VGS = 4.4V Erms = 45.5 nV/m
f C TE 31
c
Therefore LOOP gets executed for 10 times.
The only instruction outside the LOOP is 2 r a b
MVI B, 0AH which gets executed for only 3 1010 3 1
2 2
1 time.
All the instructions inside the loop gets 2 81 1.586 0.793
executed for 10 times. fC = 3.78 GHz
Total T – states 47. Ans: 0.67 (range: 0.6 to 0.7)
= 17T + 10 [7T + 4T + 4T + 10T] – 3T Sol: Trit Sinc 2 f
= 7T + 10 25T – 3T = 4T+250T x(t) = Tri(t), X(f) = Sinc2(f)
= 254T
Tri(t)
44. Ans: (b)
Sol: If RL = 15 k , voltage across Zener diode 1+t 1
15 10 3 15 1–t
is 24 24 = 18 V
(15 5) 10 3
20 t
–1 1
24 18
IS 1.2 mA Using parseval’s theorem
5 103 2 2
Power through R S IS2 R S (1.2 103 )2 5 103
xt dt Xf df
= 7.2 mW
Sinc f .Sinc 2 f df Trit .Trit dt
2
45. Ans: 50 (no range)
Sinc 4 f df Trit .Trit dt
1.023
Sol: C 5000 log 2 1 7
50 kbps
2 5000 10 t 1 dt 1 t dt
0 2 1 2
1 0
1 1 2
46. Ans: 3.78 (Range: 3.50 to 4.00) = 0.67
Sol: Given 3 3 3
Ey = 10 sin (5x) cos (4y) sin (t–24z) 48. Ans: 0.33 range 0.30 to 0.35
Direction of propagation: + z Sol: Let A = Sum is less than 6
EZ = 0 and hence TE mode B = One face is odd and one is even
a = 1.586 cm Favourable cases for B = 3 3 + 3 3 = 18
b = 0.793 cm i.e., (1, 2), (1, 4), (1, 6), (2, 1), (2, 3), (2, 5),
j m m n jz (3, 2), (3, 4), (3, 6), (4, 1), (4, 3), (4, 5),
Ey c sin x cos y e
h a
2
a b (5, 2), (5, 4), (5, 6), (6, 1), (6, 3), (6, 5)
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
: 13 : GATE Full Length Mock Test
1.3 200k 1
log 2 M
130k Hz 100
log 2 M 2 4
1.02 2.02z 1 z 2
M=4 100
1
51. Ans: (a) Hz 100
G (s) 1.06 2.02z 1 z 2
Sol: CLTF =
1 G (s)
9.43 10 3
k (s 4) Hz
=
s(s 1) k (s 4) 1 1.91z 1 0.94z 2
k (s 4)
= 2
s (k 1)s 4k 53. Ans: 6
By comparing with standard form of second Sol: Consider node ‘X’ at inverting input
order characteristic equation terminal
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
: 14 : ECE
20k +10V
When Vin < –5V
10k VLTP = –5V
Vin
X –
5k Vref V0 VH = VUTP VLTP = 1 (5) = 6V
+
–10V 54. Ans: 0
20k 2
s
1
Sol: TF K 0 .5
Apply Nodal analysis technique at 3
s
node ‘X’: 1
VX Vin VX 4 10
0
10k 20k It is type 0 system
2Vin 4
VX =
3 Velocity error coefficient Kv
For VX > 2V, V0 = Vsat Given that C: x = t2, y = t3, 0 t 1 ...... (2)
4 2Vin dx = 2t dt, dy = 3t dt 2
i.e., 2
3
64 Using (2), (1) becomes
Vin > = 1V
2
t 2t dt t
1
f . dr t 9 3t 2 dt
2
=
i.e ‘V0’ is changing +Vsat to –Vsat C t 0
VUTP = 1V f . dr = 2
3t 4 3t11 dt
C t 0
f . dr =
4 2Vin 3 5 12 0
i.e., 2 C
3
2 3 3
Vin < 6 4 5
f . dr
C
= = 1.52
3 5 12
2
ACE Engineering Academy Hyderabad|Delhi|Bhopal|Pune|Bhubaneswar|Lucknow|Patna|Bengaluru|Chennai|Vijayawada|Vizag|Tirupati|Kukatpally|Kolkata|Ahmedabad
: 15 : GATE Full Length Mock Test