Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
ABSTRACT
Today, designing a chip crosses too many architectural boundaries. Nobody has
figured out a way to get a chip to meet all the criteria for the ultimate consumer device.
But we might be getting closer. Now a new kind of chip adapts to any programming
task by effectively erasing its hardware design and regenerating new hardware design
that is perfectly suited to run the software at hand. These chips are referred to as
reconfigurable processors. These new chips are able to rewire themselves on the fly to
create the exact hardware needed to run a piece of software at the utmost speed. This
new chip is called CHAMELEON CHIP.
1
www.seminarsTopics.com
Seminar Report Chameleon Chip
CONTENTS
1. INTRODUCTION
2. MULTIFUNTION IMPLEMENTATION
3. THE GENERAL ARCHITECTURE OF RECONFIGURABLE PROSESSOR
4. ARCHITECTURE
5. RECONFIGURABLE PROCESSING FABRIC
6. PROGRAMMEBLE I/O
7. EMBEDDED PROCESSOR SYSTEM
8. TECHNOLOGIES USED IN CHIP
9. DESIGN PROCESS
10. COMPARISON WITH OTHER TECHNOLOGIES
11. ADVANTAGES
12. DISADVANTAGES
13. APPLICATIONS
14. CONCLUSION
15. REFERENCES:
2
www.seminarsTopics.com
Seminar Report Chameleon Chip
INTRODUCTION
These chips are like providing a "chip on demand." In practical terms, this
ability can translate to immense flexibility in terms of device functions. For example, a
single device could serve as both a camera and a tape recorder (among numerous other
possibilities): you would simply download the desired software and the processor
would reconfigure itself to optimize performance for that function. According to a
recent Red Herring magazine article, that type of device versatility may be available by
2003. Reconfigurable processor chip usually contains several parallel processing
computational units known as functional blocks. These functional blocks are connected
in all the possible way. While reconfiguring the chip, the connections inside the
functional blocks and the connections in between the functional blocks are changing.
That means when a particular software is loaded the present hardware design is
erased and a new hardware design is generated by making a particular number of
connections active while making others idle. This will define the optimum hardware
configuration for that particular software. The key to the design is the small size of each
processing element. The smallest segments of the chip can be defined with just 50 bits
of software code, so the entire chip can be reprogrammed with just 50,000 bits of
software description. It takes just 20 microseconds to reconfigure the entire processing
array.
3
www.seminarsTopics.com
Seminar Report Chameleon Chip
MULTIFUNCTION IMPLEMENTATION
With Reconfigurable Technology, the four algorithms are loaded into the entire
reconfigurable Fabric one at a time. First, the entire Fabric is dedicated to algorithm 1;
during this processing time, algorithm 2 is loaded into the background place. In a single
clock cycle, the entire Fabric is swapped to algorithm 2; during this processing time,
algorithm 3 is loaded into the background plane.
The entire reconfigurable fabric is dedicated to just one algorithm at a time. The
result: much higher performance, lower cost and lower power consumption
MULTIFUNCTION IMPLEMENTATION
4
www.seminarsTopics.com
Seminar Report Chameleon Chip
The chip architecture depends on the given task. Machine design supposes that
some pins are considered as the configuration inputs and another as data or control
inputs and outputs. A new chip must inside determine the set of the function blocks
(FB), which are used to construct the circuit, rules of their interconnections and ways of
the input/output connections. Further it defines structure and writing mechanisms of the
configuration memory. The most important parts are the logic circuits, which configure
function blocks according to data in the configuration memory.
ARCHITECTURE
It provides all of the basic building blocks for a complete system: a 32-bit ARC
processor, 32-bit interface, and 64-bit high-performance memory controller. These fully
integrated and fully verified modules simplify design, debug and verification.
5
www.seminarsTopics.com
Seminar Report Chameleon Chip
3) Instantaneous reconfigurability
6
www.seminarsTopics.com
Seminar Report Chameleon Chip
The fabric is divided into Slices, the basic unit of reconfiguration. The CS2112
includes four Slices, each of which can be independently reconfigured. Each Slice
consists of three Tiles. The Tile is built with 32-bit Data path Units, 16x24-bit Single-
Cycle Multipliers, Local Store Memories, and Control Logic Units. The Dynamic
Interconnect connects the modules within the fabric’.
The Tile includes seven Data path Units. The DPU is a data processing
module that directly supports all C and Verilog (Verilog is a hardware description
language used to design and document electronic systems) operations. The routing
multiplexers select operands. There are 3 routing classes:
The DPU includes a 32-bit real-time Barrel Shifter for shifting operations. The
DPU also includes two 32-bit AND/OR Mask operators.
7
www.seminarsTopics.com
Seminar Report Chameleon Chip
At the heart of the DPU is the 32-bit Operator, which directly implements all C
and Verilog operators. The Operator supports number calculation signed/unsigned
shifting and bit-field masking data operation modes.
8
www.seminarsTopics.com
Seminar Report Chameleon Chip
The Tile includes four 32-bit wide by 128 word deep Local Store Memories. The
LSM is accessed directly by the DMA Subsystem and the neighboring
DPUs/Multipliers.
The Control Logic Unit directly implements finite state machine sequencing
and conditional operation. The CLU includes the Programmable Sum-of-
Products(PSOP) and the Control State Memory (CSM). The CSM stores eight user-
specified Instructions for each of the seven DPUs in the Tile, where each Instruction
represents a complete DPU configuration.. The PSOP implements conditional state
sequences on a configurable context basis.
Dynamic Interconnect
PROGRAMMABLE I/O
RCP includes banks of Programmable I/O (PIO) pins which provide tremendous
bandwidth. Each PIO bank of 40 PIO pins delivers 0.5 GBytes/sec I/O bandwidth.
9
www.seminarsTopics.com
Seminar Report Chameleon Chip
The Embedded Processor Systems provides all of the basic building blocks for a
complete system. These fully integrated and fully verified modules simplify design,
debug and verification. This integrated system platform consists of:
32-bit ARC Processor The Processor delivers 120 MIPS at 125 MHz and
it employs 64 general-purpose 32-bit registers and a 32-bit address space. It
includes a 4 Kbytes instruction cache and a 4 Kbytes data memory.
Configuration Subsystem
This transfer can take place during full-speed operation of the Fabric, loading a
new configuration while the prior configuration is running on the Fabric
1. eCONFIGURABLE™ TECHNOLOGY
10
www.seminarsTopics.com
Seminar Report Chameleon Chip
Loading the Background Plane from external memory requires just 3 µsec per
Slice; this operation does not interfere with active processing on the Fabric.
Swapping the Background Plane into the Active Plane requires just one clock
cycle. with eConfigurable Technology; the four algorithms are loaded into the entire
reconfigurable processing Fabric one at a time.
Without the necessary software tools, no one but the inventors has been able to
port software to the processors. As a result customers had to give their algorithms to
developers.
With this software, Chameleon Systems are providing the ability for the
customers to do the programming themselves thus keeping the secrecy of their
algorithms.
C~SIDE includes an optimized GNU C compiler for the ARC Processor and an
optimized Verilog To Bits (V2B) synthesizer for the Reconfigurable Processing Fabric.,
an interactive floor planner, an instruction-set simulator and a unified debug
environment for the ARC core and the RPF.
3. eBIOS™
11
www.seminarsTopics.com
Seminar Report Chameleon Chip
eBIOS provides a interface between the Embedded Processor System and the
Fabric. eBIOS provides resource allocation, configuration management and DMA
services. The eBIOS calls are automatically generated at compile time, but can be edited
for precise control of any function.
DESIGN PROCESS
12
www.seminarsTopics.com
Seminar Report Chameleon Chip
DESIGN PROCESS
C/C++ PROGRAM
ASSEMBLER
VERILOG
V2B
CONFIGURATION BITS
HARDWARE
13
www.seminarsTopics.com
Seminar Report Chameleon Chip
TABLE 1
14
www.seminarsTopics.com
Seminar Report Chameleon Chip
ADVANTAGES
Design cycle time and cost actually increase due to the fact that FPGAs are bit-
oriented arrays that incur large silicon overhead when used to process wide data
streams.
DSP processing speed is typically limited by an internal bus that provides the
interconnect for multiple execution units. Converting a prototype to an ASIC solution
for cost reduction and then manufacturing the ASIC is a lengthy and costly process.
Prototyping using RCPs and associated tools enables a fast all-software design.
Reducing power.
Increasing bandwidth.
15
www.seminarsTopics.com
Seminar Report Chameleon Chip
DISADVANTAGES
Inertia might be the worst problem facing reconfigurable computing. Engineers are
slow to change, and they're comfortable designing things the old way, which offered
them a spectrum of programmable or hard-wired options.
16
www.seminarsTopics.com
Seminar Report Chameleon Chip
17
www.seminarsTopics.com
Seminar Report Chameleon Chip
APPLICATIONS
18
www.seminarsTopics.com
Seminar Report Chameleon Chip
SDR concept is applied in Cell phone Technology. A cell phone uses some
protocols to communicate with each other. If these protocols get changed, Cell phones
cannot communicate. If reconfigurable processors are used in cell phones, the processor
will reconfigure itself to provide a new hardware design for the new protocol so that
they can be used with new protocols and coming protocols also.
19
www.seminarsTopics.com
Seminar Report Chameleon Chip
CONCLUSION
One day, someone will make a chip that does everything for the ultimate
consumer device. The chip will be smart enough to be the brains of a cell phone that can
transmit or receive calls anywhere in the world.
If the reception is poor, the phone will automatically adjust so that the quality
improves. At the same time, the device will also serve as a handheld organizer and a
player for music, videos, or games.
Today, designing such a chip crosses too many architectural boundaries. Nobody
has figured out a way to get a chip to meet all the criteria for the ultimate consumer
device. But we might be getting closer. Now a new kind of chip adapts to any
programming task by effectively erasing its hardware design and regenerating new
hardware design that is perfectly suited to run the software at hand. These chips are
referred to as reconfigurable processors.
These new chips are able to rewire themselves on the fly to create the exact
hardware needed to run a piece of software at the utmost speed. If these adaptable chips
can reach cost-performance parity with hard-wired chips, so will the gadgets of the
information age.
20
www.seminarsTopics.com
Seminar Report Chameleon Chip
REFERENCES
21
www.seminarsTopics.com