Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
2016-10-19
Igor Gorokhov
Level: Intermediate
©2016 Aldec, Inc.
Abstract
ADAS is an essential step between initial DA (Driver
Assistance) systems and fully autonomous cars capable
of driving without human guidance. Aldec provides an
FPGA-based development platform powered by Xilinx
Zynq-7000 SoC/FPGA heterogeneous technology, as well
as a set of ADAS-class reference designs for rapid
development of current and next-generation ADAS
solutions for the automotive market.
Table of Contents
Zynq-based Development Platform for ADAS ............................................................................................... 1
Table of Contents ....................................................................................................................................... 2
Table of Figures.......................................................................................................................................... 2
Automotive Solutions with Aldec TySOM.................................................................................................. 3
TySOM ADAS Development Platform ........................................................................................................ 4
Blue Eagle Camera Reference Design ........................................................................................................ 5
ADAS Applications Area ............................................................................................................................. 6
Summary ................................................................................................................................................... 8
About Aldec, Inc. ....................................................................................................................................... 8
Table of Figures
Figure 1: Next-Gen Automotive Solutions (image source: www.blogs.intel.com)........................................ 3
Figure 2: Aldec TySOM ADAS Development Platform ................................................................................... 4
Figure 3: Blue Eagle Camera Link .................................................................................................................. 5
Figure 4: Plexiglass Car Model with ADAS Hardware Installed ..................................................................... 5
Figure 5: ADAS Sensor Range (image source: www.ti.com).......................................................................... 6
Figure 6: ADAS Workflow (image source: www.xilinx.com).......................................................................... 6
Rev. 1.2
www.aldec.com Page 2
Aldec White Paper Zynq-based Development Platform for ADAS
Rev. 1.2
www.aldec.com Page 4
Aldec White Paper Zynq-based Development Platform for ADAS
Rev. 1.2
www.aldec.com Page 6
Aldec White Paper Zynq-based Development Platform for ADAS
and FPGA accelerators for massive parallelism. Finally, the high-performance ARM CPU or a real-time
FPGA soft processor can be used for decision-making tasks to improve the driving experience.
Popular ADAS functions include:
Multi-camera 360 degrees surround-view;
Rear-view camera parking assistance;
Lane Departure Warning (LDW) – based on line detection algorithms, the driver is informed
about unintentional road lane departures;
Pedestrian Detection (PD) – based on object detection algorithms, configurations allow for
detection of pedestrians in a front of a vehicle;
Forward Collision Warning (FCW) – based on object detection algorithms, configurations allow
for detection of multiple vehicles in the immediate front driving path;
Traffic Sign Recognition (TSR) – based on object detection and classification algorithms to detect
and recognize traffic signs from the vehicle environment;
Emergency Braking Control – based on LIDAR sensor measurements to avoid possible collisions
with obstacles;
Blind Spot Detection (BSD) - uses ultrasonic or radar sensors on the side and rear of the car to
detect objects hiding in a driver’s blind spot;
Driver Drowsiness Detection –face monitoring of the driver along with tracking cameras to
detect signs of driver drowsiness;
Each of those ADAS functions can be successfully mapped into the FPGA resources of the Zynq-7000
based TySOM ADAS development platform. An appropriate application partitioning between ARM
processing system (dual-core Cortex-A9 APU) and Xilinx programmable logic (Kintex FPGA) may be key
for an efficient algorithm implementation. Refer to Table 1 for the ADAS applications into hardware
platform mapping description.
Table 1: ADAS Applications Mapping in Zynq-7000 Based system
Surround View Camera sensor interface, image analysis and synthesis algorithms, fish-
eye barrel lens distortion correction
Lane Departure Warning Camera sensor interface and lane marking detection algorithm
Forward Collision Warning Radar sensor interface and CAN bus interface
Traffic Sign Recognition Camera sensor interface and sign recognition algorithm
Emergency Braking Control LIDAR sensor interface and CAN bus interface
Blind Spot Detection Radar, camera sensor and CAN bus interfaces
Driver Drowsiness Detection Camera sensor interface and facial recognition/tracking algorithm
Rev. 1.2
www.aldec.com Page 7
Aldec White Paper Zynq-based Development Platform for ADAS
Summary
Within the next few years, there will be more technological innovations for ADAS to address consumer
demand and regulatory requirements. Cost-effective FPGA-based development platforms provide the
suitable development environment for the rapidly evolving ADAS technology because FPGAs provide re-
programmability and flexibility.
The Aldec TySOM ADAS development platform powered by Xilinx Zynq-7000 technology fills the gap for
developing high performance and power optimized ADAS solutions for the automotive market. The key
features that distinguish it from other ADAS hardware platforms available include:
Design reuse and scalability due to the FPGA fabric available within the Zynq chip;
High performance ARM Processing System for the time-critical decision making tasks;
Massive parallelism can be achieved for FPGA implemented object analysis/classification
algorithms;
Best in class performance-per-watt ratio;
New market innovations can be quickly utilized with 2 FMC expansion connectors available on
TySOM-2-7Z045 motherboard;
Pre-built Linux OS based reference designs are available in the form of binaries and sources,
providing V4L2 compatible VIP camera subsystems which can be easily used with OpenCV or
similar open source computer vision libraries and frameworks for rapid camera-based
application development;
Linux OS based solutions are easy to deploy with additional support for automated build tools
like Yocto Project, Petalinux etc;
High-performance functional verification of user RTL with Riviera-PRO available out-of-the-box.
Rev. 1.2
www.aldec.com Page 8