15EC401M- Multidisciplinary Design Project Report

On

EFFICENT LOGIC CIRCUIT USING ADIABATIC

PROCESS
Submitted for partial fulfilment for the award of the degree

BACHELOR OF TECHNOLOGY
In

ELECTRONICS AND COMMUNICATION ENGINEERING

Submitted By

PURNENDU KOLEY (RA1511004040002)

ASHWIN JAISWAL (RA1511004040033)

Under the guidance of

Mrs. S. Chithra Lakshmi/Mrs.M.S.Bhuvaneswari

(Assistant Professor, Department of Electronics and Communication

Engineering)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION

ENGINEERING
FACULTY OF ENGINEERING AND TECHNOLOGY
SRM INSTITUTE OF SCIENCE & TECHNOLOGYY , VADAPALANI
CAMPUS
CHENNAI-600 026
OCT 2018
 BONAFIDE CERTIFICATE

Certified that this project report titled “EFFICENT LOGIC CIRCUIT USING ADIABATIC
PROCESS” is the bonafied work of PURNENDU KOLEY (RA1511004040002) &
ASHWIN JAISWAL (RA1511004040033), who carried out the project work under my
supervision as a batch. Certified further, that to the best of my knowledge the work reported
herein does not from any other project on the basis of which a degree or award was conferred
on an earlier occasion for this or any other candidate.

Faculty Incharge Head of the Department

Mrs.S.ChitraLakshmi/ Mrs.M.S.Bhuvaneswari Dr. C. Gomathy,
Asst. Professor(Sr.G),/ Asst. Professor Professor and Head,
Department of ECE, Department of ECE,
SRM IST, Vadapalani SRM IST, Vadapalani

Date:

Submitted for University Examination held in OCT 2018 at SRM INSTITUTE OF SCIENCE
AND TECHNOLOGY, Vadapalani, Chennai-600 026.

Date: Internal Examiner I Internal Examiner II

 ACKNOWLEDGEMENT

Thank the Management,Dean,HOD ,then rest your wish

Abstract

Contents

List of Figures

Then Chapters

Font Size :Times New Roman 16 for main heading (Bold)

Font Size :Times New Roman 14 for sub heading

Font Size :Times New Roman 12 for the main content