Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Dr. D. V. Kamath
Professor, Department of E&C Engg.,
Manipal Institute of Technology, Manipal
1
CPLDs
CPLDs are an extension of the PAL concept
5
Altera MAX architecture
(a) Chip floor plan (b) MAX family Logic Array Block(LAB) (c) MAX family macro cell 6
Altera MAX architecture
The basic logic cell for the Altera MAX architecture, a macrocell, is a
descendant of the PAL.
Logic expanders
Logic expander is used to generate extra logic terms
Using the logic expander, it is possible to implement functions that
require more product terms than are available in a simple PAL
macrocell.
The SOP(Sum of Product) expression can be rewritten as “sum of
products of products”. We can use logic expanders to implement
the extra product terms (called expander terms or helper terms).
These extra product terms can be shared among other macrocells
if needed. Hence, these extra logic gates that form these shareable
product terms are called as shared logic expander , or just shared
expander .
8
Altera MAX architecture-Logic expander
𝐹 = 𝐴 CD + 𝐵 CD + AB + B𝐶
F can be rewritten as
𝐹 = 𝐴 + 𝐵 CD + 𝐴 + 𝐶 𝐵
𝐹 = 𝐴. 𝐵 𝐶. 𝐷 + 𝐴. 𝐶 .𝐵
9
Altera MAX architecture-Logic expander
10
Altera MAX architecture- Logic expander
Logic expanders
The disadvantage of the shared expanders is the extra logic delay
incurred because of the second pass that may need to take through
the product-term array. Before the logic assignment stage (assigning
logic to macrocells by logic tools), it is not possible to predict
whether the design need to use the logic expanders.
The timing of the Altera MAX architecture is not strictly
deterministic (i.e., it is not possible to predict the exact timing).
11
Altera MAX architecture - Programmable inversion
12
Altera MAX architecture - Programmable inversion
But, F ' = A · B · C · D + A' · D' + A' · C' requires only 3 product terms13
MAX 7000 Altera CPLD
Altera MAX 7000
The MAX 7000 family of high-density, high-performance CMOS
CPLDs is based on Altera’s second-generation MAX architecture.
MAX 7000 series is widely used and offers state-of-the-art logic
capacity and speed performance.
MAX 7000 devices are available both based in EPROM and EEPROM
technology
14
MAX 7000 Altera CPLD
Altera 7000 series architecture
15
MAX 7000 Altera CPLD
Altera 7000 series architecture comprises of LAB(Logic Array
Block)s, PIA(Programmable Interconnect Array) and I/O control
blocks
PIA is capable of connecting any LAB input or output to any other
LAB
Also, the inputs and outputs of the chip connect directly to the PIA
and to LABs
Each LAB consists of 16 (two sets of 8) macro cells
Each MAX 7000 LAB has 36 inputs from the chip-wide interconnect
and 16 outputs to PIA . From 8 to 16 outputs from each LAB can be
routed to the I/O pins through the I/O control block. From 8 to 16
inputs from the I/O pins can be routed through the I/O control
block to the PIA
16
MAX 7000 Altera CPLD
17
MAX 7000 Altera CPLD
The global clock input (GCLK) and global clear input (GCLRn) connect
to all macro cells
Two output enable signals (OE1n and OE2n) connect to all I/O
control blocks
The vertical lines in the logic array are common to all of the macro
cells in a LAB
18
MAX 7000 Altera CPLD - LAB
19
MAX 7000 Macro cell
(a) Chip floor plan (b) Flex family Logic Array Block(LAB) (c) Details of the Logic Element(LE) 22
Contact
• reachdvkamath@yahoo.com
• dv.kamath@manipal.edu
23