FUJITSU SEMICONDUCTOR

DATA SHEET DS04-27202-3E

ASSP
SWITCHING REGULATOR
CONTROLLER
MB3769A

The Fujitsu MB3769A is a pulse-width-modulation controller which is applied to

fixed frequency pulse modulation technique. The MB3769A contains wide band
width Op-Amp and high speed comparator to construct very high speed switching
regulator system up to 700 kHz. Output is suitable for power MOS FET drive
owing to adoption of totem pole output.
The MB3769A provides stand-by mode at low voltage power supply when it is
applied in primary control system.
• High frequency oscillator (f = 1 to 700 kHz)
• On-chip wide band frequency operation amplifier (BW = 8 MHz typ.) PLASTIC DIP 16-PIN
• On-chip high speed comparator (td = 120 ns typ.) (DIP-16P-M04)

• Internal reference voltage generator provides a stable reference supply

(5 V ± 2%)
• Low power dissipation (1.5 mA typ. at standby mode, 8 mA typ. at operating
mode)
• Output current ± 100 mA (± 600 mA at peak)
• High speed switching operation (tr = 60 ns, tf = 30 ns, CL = 1000 pF typ.)
• Adjustable Dead-time
• On-chip soft start and quick shut down functions
• Internal circuitry prohibits double pulse at dynamic current limit operation
PLASTIC FPT 16-PIN
• Under voltage lock out function (OFF to ON: 10 V typ. ON to OFF: 8 V typ.) (FPT-16P-M06)
• On-chip output shut down circuit with latch function at over voltage
• On-chip Zener diode (15 V) This device contains circuitry to protect the inputs against
damage due to high static voltages or electric fields.
However, it is advised that normal precautions be taken
to avoid application of any voltage higher than maximum
rated voltages to this high impedance circuit.

This datasheet has been downloaded from http://www.digchip.com at this page

MB3769A

■ PIN ASSIGNMENT

(TOP VIEW)

+IN (OP) 1 16 +IN (C)

-IN (OP) 2 -IN (C)

15
FB 3 VREF
14
DTC 4 OVP
13
CT 5 12 VCC

RT 6 11 VZ
GND 7 10 VH
VL 8 OUT
9

■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating Symbol Value Unit
Power Supply Voltage VCC 20 V
Output Current IOUT 120 (660*) mA
Operation Amp. Input Voltage Vin (OP) VCC + 0.3 (≤ 20) V
Power Dissipation: DIP PD 1000** mW
: FPT PD 620*** mW
Operating Temp. : DIP TOP -30 to +85 °C
: FPT TOP -30 to +75 °C
Storage Temp. TSTG -55 to +125 °C

* : Duty ≤ 5%
** : TA = 25 °C
*** : TA = 25 °C, FPT package is mounted on the epoxy board.
(4 cm x 4 cm x 0.15 cm)
NOTE : Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation
should be restricted to the conditions as detailed in the operational sections data sheet. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.

2
 MB3769A

■ BLOCK DIAGRAM

Fig. 1 - MB3769A Block Diagram

Over Current Detection Comparator

-IN (C) 15 -

S Q
+IN (C) 16 +
R 10 VH

-
+
+
1.85 V + PWM
+ + Comparator 9 OUT
VREF +
1.8 V

DTC -
4

STB 8 VL
STB
FB 3

+IN (OP) 1 +
Error
Amp.
-IN (OP) 2 -

OVP 13 Over Voltage Detector

+

S Q
-

2.5 V Power R
off
CT 5 1.5 V to 3.5 V

RT Triangle Wave +
6 Oscillator
(2.5 V) 8/10 V
STB
V CC 12 -

15.4 V 5.0 + 0.1 V

Reference -
VZ 11
Regulator 14 VREF
+
30 kΩ
GND 7

3
MB3769A

■ RECOMMENDED OPERATING CONDITION

DIP package FPT package
Parameter SymboL Unit
Min Typ Max Min Typ Max

Power Supply Voltage VCC 12 15 18 12 15 18 V

Output Current (DC) IOUT -100 - 100 -100 - 100 mA

Output Current (Peak) IOUT PEAK -600 - 600 -600 - 600 mA

0 to
Operation Amp. Input voltage VINOP -0.2 0 to VREF VCC -3 -0.2 VCC-3 V
VREF

FB Sink Current ISINK - - 0.3 - - 0.3 mA

FB Source Current ISOURCE - - 2 - - 2 mA

VINC+ -0.3 0 to 3 VCC -0.3 0 to 3 VCC V

Comparator Input Voltage
VINC- -0.3 0 to 2 2.5 -0.3 0 to 2 2.5 V

Reference Section Output Current IREF - 5 10 - 2 10 mA

Timing Resistor RT 9 18 50 9 18 50 kΩ

Timing Capacitor CT 100 680 106 100 680 106 pF

Oscillator Frequency fOSC 1 100 700 1 100 700 kHz

Zener Current IZ - - 5 - - 5 mA

Operating Temp. TOP -30 25 85 -30 25 75 °C

4
 MB3769A

■ ELECTRICAL CHARACTERISTICS
(VCC=15V, TA=25°C)
Value
Parameter Symbol Condition Unit
Min Typ Max
Output Voltage VREF IREF = 1 mA 4.9 5.0 5.1 V
Input Regulation ∆ VRIN 12 V ≤ VCC ≤ 18 V - 2 15 mV
Reference
Load Regulation ∆ VRLD 1 mA ≤ IREF ≤10 mA - -1 -15 mV
Section
Temp. Stability ∆ VRTEMP -30 °C ≤ TA ≤ 85 °C - ±200 ±750 µV/ °C
Short Circuit Output Current ISC VREF = 0 V 15 40 - mA
RT=18 kΩ
Oscillator Frequency fOSC 90 100 110 kHz
CT=680 pF
Oscillator
Section Voltage Stability ∆ fOSCIN 12 V ≤ VCC ≤ 18 V - ±0.03 - %
Temp. Stability ∆ fOSC /∆ T -30 °C ≤ TA ≤ 85 °C - ±2 - %

ID - 2 10 µA
Input Bias Current

Dmax Vd = 1.5 V 75 80 85 %
Max. Duty Cycle

Dead -time Duty Cycle Set Dset Vd = 0.5 VREF 45 50 55 %

Control 0% Duty
Section Input VDO - - 3.5 3.8 V
Cycle
Threshold
Voltage Max. Duty
VDM - 1.55 1.85 - V
Cycle
VCC= 7 V,
Discharge Voltage VDH 4.5 - - V
IDTC= -0.3 mA
Input Offset Voltage VIO (OP) V3 = 2.5 V - ±2 ±10 mV
Input Offset Current IIO (OP) V3 = 2.5 V - ±30 ±300 nA
Input Bias Current IIR (OP) V3 = 2.5 V -1 -0.3 - µA
Common-Mode Input Voltage VCM (OP) 12 V ≤ VCC ≤ 18 V -0.2 - VCC -3 V
Error Voltage Gain AV (OP) 0.5 V ≤ V3 ≤ 4 V 70 90 - dB
Amplifier
Section Band Width BW AV = 0dB - 8 - MHz
Slew Rate SR RL = 10 kΩ, AV = 0dB - 6 - V/µs
Common-Mode Rejection Rate CMR VIN = 0 to 10 V 65 80 - dB
“H” Level Output Voltage VOH I3 = -2 mA 4.0 4.6 - V
“L” Level Output Voltage VOL I3 = 0.3 mA - 0.1 0.5 V

5
MB3769A

■ ELECTRICAL CHARACTERISTICS (Continued)

(VCC=15V, TA=25°C)

Value
Parameter Symbol Condition Unit
Min Typ Max

Input Offset Voltage VIO (C) VIN = 1 V - ±5 ±15 mV

Input Bias Current IIB (C) VIN = 1 V -5 -1 - µA

Current Common-Mode Input Volt-

VCM (C) - 0 - 2.5 V
Comparator age

Voltage Gain AV (C) - - 200 - V/V

Response Time td 50 mV over drive - 120 250 ns

PWM 0% Duty Cycle VOPO - 3.5 3.8 V

RT = 18 kΩ
Comparator
CT = 680 pF
Section Max. Duty Cycle VOPM 1.55 1.85 - V

“H” Level Output Voltage VH IOUT = -100 mA 12.5 13.5 - V

“L” Level Output Voltage VL IOUT = 100 mA - 1.1 1.3 V

Output
Section Rise Time tr CL = 1000 pF, RL = ∞ - 60 120 ns

Fall Time tf CL = 1000 pF, RL = ∞ - 30 80 ns

Threshold Voltage VOVP - 2.4 2.5 2.6 V

Over
Voltage Input Current IIOVP VIN = 0 V -1.0 -0.2 - µA
Detector
VCC Reset VCC RST - 2.0 3.0 4.5 V

Under Volt- Off to On VTHH - 9.2 10.0 10.8 V

age
Out Stop On to Off VTHL - 7.2 8.0 8.8 V

RT = 18 kΩ
Standby * ISTB - 1.5 2.0 mA
4 pin Open

Supply Operating ICC RT = 18 kW - 8.0 12.0 mA

Current
Zener Voltage VZ IZ = 1 mA - 15.4 - V

Zener Current IZ V11-7 = 1 V - 0.03 - mA

* : VCC = 8V

6
 MB3769A

Fig. 2 - MB3769A Test Circuit

1.0 V 15.0 V
OUTPUT

10 kΩ

16 15 14 13 12 11 10 9

+IN (C) -IN (C) VREF OVP VCC VZ VH OUT

COMP MB3769A 1000 pF

in

+IN (OP) -IN (OP) FB DTC CT RT GND VL

1 2 3 4 5 6 7 8

680 pF 18 kΩ

VFB VDTC

TEST INPUT

<tr, tf, td>

3.5 V typ.

Voltage at CT

1.5 V typ.
1.05 V

1.0 V tr of COMP-in should

be within 20 ns.

COMP in
0.95 V

90%

50%
OUTPUT
10%

tr tf

td

7
MB3769A

Fig. 3 - MB3769A Operating Timing

Quick Shutdown Operation
Soft Start Operation
Dead-Time
Input Voltage 3.5 V

Triangle Wave 1.85V

Form
1.5 V
Error Amp.
Output

PWM Comparator
Output

Output Wave
Form
Comp. Current (1 V)
-in Wave Form
Comp. Current
+in Wave Form

Comp. Current
Latch Output 2.5 V

Voltage at OVP

OVP Latch

Power Supply (15 V)

Voltage 10 V (typ.) 8V
(typ.) 3V
0V
Over Current Over Voltage
Detector Detector
Standby Mode Standby
Mode
Over Voltage Detector
Latch OFF

8
 MB3769A

■ FUNCTIONS
1. Error Amplifier
The error amplifier detects the output voltage of the switching regulator.
The error amplifier uses a high-speed operational amplifier with an 8 MHz bandwidth (typical) and 6 V/ms slew rate (typical).
For ease of use, the common mode input voltage ranges from -0.2 V to VCC-3 V. Figure 4 shows the equivalent circuit.

Fig. 4 - MB3769A Equivalent Circuit Differential Amp.

VCC

VREF

To PWM
Comp.
-IN (OP)
150 Ω
+IN (OP)
700 µA

GND
Protection element

2. Overcurrent Detection Comparator

There are two methods for protection of the output transistor of this device from overcurrents; one restricts the transistor’s on-
time if an overcurrent that flows through the output transistor is detected from an average output current, and the other detects
an overcurrent in the external transistor (FET) and shuts the output down instantaneously. Using average output currents, the
peak current of the external transistor (FET) cannot be detected, so an output transistor with a large safe operation area (SOA)
margin is required.
For the method of detecting overcurrents in the external transistor (FET), the output transistor can be protected against a shorted
filter capacitor or power-on surge current.
The MB3769A uses dynamic current limiting to detect overcurrents in the output transistor (FET). A high-speed comparator
and flip-flop are built-in.
To detect overcurrents, compare the voltage at +IN(C) of current detection resistor connected the source of the output transistor
(FET), with the reference voltage (connected to -IN(C) ) using a comparator. To prevent output oscillation during overcurrent,
flip-flop circuit protects against double pulses occurring within a cycle.
The output of overcurrent detector is ORed with other signals at the PWM comparator. See the example Application Example
for details on use.
Figure 5 shows the equivalent circuit of the over-current detection comparator.

9
 MB3769A

Fig. 5 - MB3769A Equivalent Circuit Over Current Detection Comparator

VREF

To PWM
Comp.

+IN (C) -IN (C)

Protection element

3. DTC: Dead Time Control (Soft-Start and Quick Shutdown)

The dead time control terminal and the error amplifier output are connected to the PWM comparator.
The maximum duty cycle for VDTC (voltage applied to pin 4) is obtained from the following formula (approximate value at low
frequency):
Duty Cycle = (3.5 - VDTC) x 50 (%) [0% ≤ duty cycle ≤ DMAX (80%) ]
The dead time control terminal is used to provide soft start.
In Figure 6, the DTC terminal is connected to the VREF terminal through R and C. Because capacitor C does not charge
instantaneously when the power is turned on, the output transistor is kept turned off. The DTC input voltage and the output
pulse width increase gradually according to the RC time constant so that the control system operates safely.

Fig. 6 - MB3769A Soft Start Function

VREF VREF

C C R1

DTC DTC

R R2

Soft Start Soft Start + DTC

The quick shutdown function prevents soft start malfunction when the power is turned off and on quickly. After the power is shut
down, soft start is disabled because the DTC terminal has low electric potential from the beginning if the power is turned on
again before the capacitor is discharged. The MB3769A prevents this by turning on the discharge transistor to quickly discharge
the capacitor in the stand-by mode.

10
 MB3769A

4. Triangular Wave Oscillator

The oscillation frequency is expressed by the following formula:

1
fOSC ~ [kHz] CT :µF
0.8 x CT x RT + 0.0002 ms RT :kΩ

For master/slave synchronized operation of several MB3769As, the CT and RT terminals of the master MB3769A are connected
in the usual way and the CT terminals of the master and slave device (s) are connected together. The slave MB3769A’s RT
terminal is connected to it’s VREF terminal to disable the slave’s oscillator. In this case, set 50/n kΩ (n is the number of master
and slave ICs) to the upper limit of RT so that internal bias currents do not stop the master oscillation.

Fig. 7 - MB3769A Synchronized Operation

master slave
RT CT VREF RT CT

5. Overvoltage Detector
The overvoltage detection circuit shuts the system power down if the switching regulator’s output voltage is abnormal or if
abnormal voltage is appeared. The reference voltage is 2.5 V (VREF /2). The system power is shut down if the voltage at pin
13 rises above 2.5 V. The output is kept shut down by the latching circuit until the power supply is turned off (see Figure 3).

6. Stand-by Mode and Under-Voltage Lockout (UVLO)

Generally, VGS > 6 to 8 V is required to use power MOSFET for switching. UVLO is set so that output is on at VCC ≥ 10 V
(standard) when the power is turned on and is off at VCC ≤ 8 V (standard) when the power is turned off.
In the stand-by mode, the power supply current is limited to 2 mA or less when the output is inhibited by the UVLO circuit. When
the MB3769A is operated from the 100 VAC line, the power supply current is supplied through resistor R (Figure 8). That is, the
IC power supply current is supplied by the AC line through resistor R until operation starts. Current is then supplied from the
transformer tertiary winding, eliminating the need for a second power supply.
Two volts (typical) of hysteresis are provided for return from operation mode to stand-by mode not to return to stand-by mode
until output power is turned on or to avoid malfunction due to noise.

11
 MB3769A

Fig. 8 - MB3769A Primary Control

C
MB3769A

7. Output Section
Because the output terminal (pin 9) carries a large current, the collector and emitter of the output transistor are brought out to
the VH and VL terminals. In principle, VH is connected to VCC and VL is connected to GND, but VH can be supplied from another
power supply (4 to 18 V). Note that VL and GND should be connected as close to the IC package as possible. A capacitor of
0.1 µF or more is inserted between VH and VL (see Figure 9).

Fig. 9 - MB3769A Typical Connection Circuit Of Output

12

10

9
7 8

≥ 0.1 µF

12
 MB3769A

■ APPLICATION EXAMPLE

Fig. 10 - MB3769A DC - DC Convertor

12 to 18 V
5V
1A
3.6 kΩ
3.3 kΩ
0.1 µF 1+IN (OP) +IN (C) 16
10 kΩ
2-IN (OP) IN (C) 15 2.4 kΩ
330 pF 20 kΩ
3FB VREF 14
100 kΩ
4DTC OVP 13
MB3769A
5CT VCC 12

6RT VZ 11

7GND VH 10

8VL OUT 9
R
S
220 pF
C
51 kΩ 18 kΩ 10 kΩ 5.1 kΩ 1Ω

Overcurrent Protection Circuit

The waveform at the output FET source terminal is shown in Figure 11. The RC time constant must be chosen so that the
voltage glitch in the waveform does not cause erroneous overcurrent detection. This time constant is should be from 5 to 100
ns. A detection current value depends on R or C because a waveform is weakened. To keep this glitch as small as possible,
the rectifiers on the transformer secondary winding must be the fast-recovery type.

Fig. 11 - MB3769A Output FET Source Point

Glitch

Point S waveform

13
 MB3769A

Fig. 12 -Primary Control

100 VAC

- -
1 +IN(OP) +IN(C) 16
+ +
47 kΩ
2 -IN(OP) -IN(C) 15

22 3 FB VREF 14
kΩ 4.7 µF
4 DTC OVP 13

5 CT VCC 12

6 RT VZ 11

7 GND VH 10
*:The resistance (22 Ω)
as an output current
* 22 limiter at pin 9 is re-
8 9 Ω quired when driving
22
kΩ 680 18 the FET which is more
10 kΩ 15
than 1000 pF (CGS).
pF kΩ kΩ

15 V Fig. 13 -Secondly Control

0V
Secondly power supply 12 V 5.1 kΩ

43 39 1 +IN(OP) +IN(C) 16
kΩ kΩ 1000
10 27 pF 2 -IN(OP) -IN(C) 15
kΩ kΩ 51
kΩ VREF 14
3 FB

4 DTC OVP 13

5 CT VCC 12

6 RT VZ 11

7 GND VH 10

8 VL OUT 9

10 680 18
kΩ pF kΩ

14
 MB3769A

■ SHORT PROTECTION CIRCUIT

The system power can be shut down to protect the output against intermittent short-circuits or continuous overloads. This
protection circuit can be configured using the OVP input as shown in Figure 14.

Fig. 14 -Case I. (Over Protection Input)

Primary Mode

V0
15 kΩ PC1 (5V output)
IN-B 8 OUT-B PC2
3 4
8.2 kΩ 500 Ω
IN-A MB3761 HYS-A
1 6
9 5 500 Ω
6.8 kΩ

MB3769A
14

20 kΩ
PC2
13
7

1 µF 10 kΩ
PC1 100 kΩ

Fig. 15 -Case II. (Over Protection Input)

Secondly Mode

V0 (5V output)

14
VREF

MB3769A
20 kΩ
15 kΩ 8
IN-B 13
3 6 OUT-B OVP
MB3761
8.2 kΩ IN-A HYS-A
1 2
1 µF
5 200 kΩ
6.8 kΩ

15
 MB3769A

■ HOW TO SYNCHRONIZE WITH OUTSIDE CLOCK

The MB3769A oscillator circuit is shown in Figure 16. CT charge and discharge currents are expressed by the following formula:
5V
ICT = ±2 x I1 = ± RT

Fig. 16 -Oscillator Circuit

VREF

1 kΩ 500 500 Ω
+
Ω

I1 -
S
3.5 V
2 x I1 2 x I1
Q
-
ICT R
RT +
- 6 CT
5 1.5 V
+
(4 x I1)
2.5 V 300
Ω 150Ω

This circuit shows that if the voltage at the CT terminal is set to 1.5 V or less, one oscillation cycle ends and the next cycle starts.
An example of an external synchronous clock circuit is shown in Figure 17.

Fig. 17 -Typical Connection of Synchronized Outside Clock Circuit

tcycle
ex. MB74HC04
5 VP
MB3769A VP tP
R(5.1 k Ω)
6
clamp circuit tcycle = 2.5 µs (fEXT = 400 kHz)
RT CT (VL) tP = 0.5 µs
RT = 11 k Ω

The Figure 18 shows the CT terminal waveform. Fig. 18 -Voltage Waveform at CT

VTH may be near 2.5 V. In this case, the maximum duty cycle is restricted
3.5 V
as shown in the formula below if tP’ = 0.
VTH
( .. 2.5 V)
1.85
VCT
Dmax= (3.5 - 1.85) + (3.5 - VTH) ≤ 59% (VL = 0 V: No clamp circuit)
(3.5 - VL ) + (3.5 - VTH )
VL
When VTH = 2.5 V, CT can be provided by followings. tP’

1
tcycle - tP = x (3.5 - VL) + (3.5 - VTH)
fOSC fOSC(3.5 - 1.5 ) x 2

16
 MB3769A

fOSC ~ 1
0.8 x CT x RT

CT ~ 1 x 4 (tcycle - tP ) [pF] (RT: kΩ, tcycle, tP: ns)

0.8 x RT 4.5 - VL

Make VL high for a large duty cycle for the clamp circuit. The circuits below can be used because the clamp voltage must be
much lower than 1.5 V.

Fig. 19 -Clamp Circuit

VREF VREF

R1 (4.7 kΩ)
(1.2 V) 8
3
MB3761
(1.2 V)
4
820 Ω 5
0.1 µF R2 (1.2 kΩ) 0.1 µF

A B

In circuit A, R1 and R2 must be determined considering the effects of tP, R, or RT.

The transistor saturation voltage must be very small (<0.15 V) for any clamp circuit, so a transistor with a very small VCE (sat)
should be used.

17
 MB3769A

■ SYNCHRONIZED OUTSIDE CLOCK CIRCUIT

Fig. 20
1.No Clamp Circuit (Connect with GND)
5V 1V

VP (5 V/div) CT = 150 pF + Prove Capacitor (~ 15 pF)

RT = 11 kΩ

5 pin
CT (1 V/div) MB74HC04
CT
150 pF VP
GND Level (CT) 5.1 kΩ

OUT (10 V/div)

10 V 500 nS

Fig. 21
2.Clamp Circuit A (Dividing Resistor)
5V 1V
VP (5 V/div) CT = 220 pF + Prove capacitor (~ 15 pF)
RT = 11 kΩ

CT (1 V/div) 5 pin MB74HC04

CT VP
220 pF 5.1 kΩ
GND Level (CT) VREF
4.7 kΩ
OUT (10 V/div)
0.1 1.2 kΩ
10 V 500 nS µF

Fig. 22
3.Clamp Circuit B (Apply MB3761)
5V 1V
VP (5 V/div) CT = 220 pF + Prove capacitor (~ 15 pF)
RT = 11 kΩ

CT (1 V/div) 5 pin MB74HC04

CT VP
220 pF 5.1 kΩ
GND Level (CT) VREF

820 Ω 8
3
OUT (10 V/div) MB3761
4
10 V 500 nS
0.1 µF 5

18
 MB3769A

Fig. 23 -Test Circuit

15 V (VCC)

12 10
1 14
2.4 kΩ
2 15
2.4 kΩ
3 16
MB3769A
2.5 V
4

5 9 OUT

6
7 8 13
11 kΩ

19
 MB3769A

■ TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 24 -Power Supply Current vs. Fig. 25 -Standby Current vs.Temp.
Power Supply Voltage 2
(Low Voltage stop of VCC) VCC = 8 V
Power Supply Current ICC (mA)

OVP
10.0

Standly Current ISTB (mA)

operating
V13 = 5 V
8.0
Normal
operating
6.0 OVP
V13 = 0 V 1
operating
4.0

2.0

0.0
0.0 4.0 8.0 12.0 16.0 20.0
0
Power Supply Voltage VCC (V) -30 0 25 50 85
Temp. TA (°C)

Fig. 26 -Reference Voltage vs. Temp. Fig. 27 -“L” level Output Voltage vs.
5.1
VCC = 15 V “L” level Output Current
IREF = 1 mA 3
“L” level Output Voltage VOL (V)

VCC = 15 V
Reference Voltage VREF (V)

TA = 25 °C

±750 µV/C 2

5.0

0 0.2 0.4 0.6 0.8

4.9
“L” level Output Current IOL (mA)
0
-30 0 25 50 85
Temp. TA (°C)

Fig. 28 -“H” level Output Voltage vs.

“H” level Output Current
“H” level Output Voltage VOH (V)

5
VCC = 15 V
4 TA = 25 °C

0 2 4 6 8 10
“H” level Output Current IOH (mA)

20
 MB3769A

■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

Fig. 30 -“H”, “L” level Output Voltage vs.

Fig. 29 -Oscillator Frequency vs. RT, CT Oscillator Frequency

“H”, “L” level Output Voltage VH, VL (V)

700 4

500 VH
CT = 100 pF 3 VCC = 15 V VH
400 TA = 25 °C
VL
300 2
VL
Oscillator Frequency fOSC (kHz)

200 1
CT = 680 pF CT = 220 pF

0
20 k 50 k 100 k 200 k 500 k 1M
100
90 Frequency fOSC (Hz)
80
70 CT = 1000 pF
60 Fig. 32 -Oscillator Frequency vs. Temp.
50 VCC = 15 V
Oscillator Frequency fOSC (%)

4
40 100 kHz

30 2

CT = 2200 pF 300 kHz

20 500 kHz
7 8 9 10 20 30 40 50 60 70 0

RT (kΩ)
-2
Target
fOSC = 100 kHz
±2 % typ.
-4
Fig. 31 -Duty Cycle vs. Dead Time Control -30 0 25 50 85
Voltage
100 Temp. TA (°C)
VCC = 15 V
Dead Time Control Voltage VDTC (V)

CT = 1000 pF
fOSC = 200 kHz TA = 25 °C Fig. 33 -Dead Time Control Voltage vs.
80 Current(Standby Mode)
fOSC = 500 kHz
5.0
60 VCC = 7 V
4.0 TA = 25 °C
Duty Cycle (%)

40 3.0

2.0
20
1.0

0
0 1 2 3 4 5 0 -0.2 -0.4 -0.6 -0.8 -1.0 -1.2
Dead Time Control Voltage VDTC (V) Dead Time Control Current IDTC (mA)

21
 MB3769A

■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

Fig. 34 -Gain/Phase vs. Frequency
(Set Gv = 60 dB) Fig. 35 -Duty cycle vs. Temp.
60 -180 55
VCC = 15 V VCC = 15 V
TA = 25 °C CL = 1000 pF
40 -240 VDTC = 2.5 V
Phase

Duty Cycle (%)

20
Gain (dB)

Phase (deg)
-300
50 fOSC = 200 kHz
Gain
0 -360

fOSC = 500 kHz

10 k 100 k 1M 10 M 45
Frequency f (Hz) 0
-30 0 25 50 85
Temp. TA (°C)

Fig. 36 -“L” level Output Voltage vs.

“L” level Output Current
VCC = 15 V
“L” level Output Voltage VOL (V)

TA = 25 °C
1.5 Fig. 38 -tr/tf of Output and td of
Comparator vs. Temp.
160
VCC = 15 V
1.0 CL = 1000 pF
140

0.5 td
120

0
0 100 200 300 400 500 600 100
tr/tf/td (ns)

“L” level Output Current IOL (mA)

80
Fig. 37 -“H” level Output Voltage vs. tr
“H” level Output Current
14.0 60
“H” level Output Voltage VOH (V)

VCC = 15 V
TA = 25 °C

13.5 40
tf
20
13.0

0
12.5 -30 0 -25 50 85
0 Temp. TA (°C)
0 100 200 300 400 500 600
“H” level Output Current IOH (mA)

22
 MB3769A

■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

Fig. 39 -OVP Latch Standby Power Fig. 40 -OVP Supply Voltage

Supply Current vs. Temp. Reset vs. Temp.
6 5
VCC = 8 V
4 pin open
Standby Power Supply Current (mA)

13 pin = 3 V

OVP Supply Voltage Reset (V)

5 4

4 3

3 2

2 1

0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100
Temp. TA (°C) Temp. TA (°C)

23
 MB3769A

16-LEAD PLASTIC DUAL IN-LINE PACKAGE

(CASE No.: DIP-16P-M04)

.770 +.008 (19.55

+0.20
) 15°MAX
-.012 -0.30

INDEX-1

.244±.010 .300(7.62)
(6.20±0.25) TYP

INDEX-2
.039 +.012 .060 +.012
-0 -0 .010±.002
(0.99 +0.30 ) (0.25±0.05)
-0 (1.52 +0.30 )
-0

.172(4.36)MAX

.118(3.00)MIN

.100(2.54)
TYP .020(0.51)MIN
.050(1.27) .018±.003
MAX (0.46±0.08)

Dimensions in
1990 FUJITSU LIMITED D160335-2C-2 inches (millimeters)

24
 MB3769A

16-LEAD PLASTIC FLAT PACKAGE

(CASE No.: FPT-16P-M06)
.089(2.25)MAX
+.010 +0.25 (MOUNTING HEIGHT)
.400 (10.15 )
-.008 -0.20 .002(0.05)MIN
(STAND OFF HEIGHT)

.307±.016
INDEX (7.80±0.40) +.016 +0.40
.268 (6.80 -0.20 )
.209±.012 -.008
“B” (5.30±0.30)

.020±.008
(0.50±0.20)
.050(1.27) .018±.004 +.002 (0.15+0.05 )
∅.005(0.13) M .006
TYP (0.45±0.10) -.001 -0.02

“A” Details of “A” part Details of “B” part

.016(0.40) .006(0.15)

.008(0.20) .008(0.20)
.004(0.10)
.007(0.18) .007(0.18)
.350(8.89) REF MAX MAX
.027(0.68) .027(0.68)
MAX MAX

1991 FUJITSU LIMITED F16015S-2C Dimensions in

inches (millimeters)

25
MB3769A

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales
representatives before ordering.

The information and circuit diagrams in this document are

presented as examples of semiconductor device applications, and
are not intended to be incorporated in devices for actual use. Also,
FUJITSU is unable to assume responsibility for infringement of
any patent rights or other rights of third parties arising from the use
of this information or circuit diagrams.

The products described in this document are designed, developed

and manufactured as contemplated for general use, including
without limitation, ordinary industrial use, general office use,
personal use, and household use, but are not designed, developed
and manufactured as contemplated (1) for use accompanying fatal
risks or dangers that, unless extremely high safety is secured, could
have a serious effect to the public, and could lead directly to death,
personal injury, severe physical damage or other loss (i.e., nuclear
reaction control in nuclear facility, aircraft flight control, air traffic
control, mass transport control, medical life support system, missile
launch control in weapon system), or (2) for use requiring
extremely high reliability (i.e., submersible repeater and artificial
satellite).
Please note that Fujitsu will not be liable against you and/or any
third party for any claims or damages arising in connection with
above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You

must protect against injury, damage or loss from such failures by
incorporating safety design measures into your facility and
equipment such as redundancy, fire protection, and prevention of
over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or

technologies subject to certain restrictions on export under the
Foreign Exchange and Foreign Trade Law of Japan, the prior
authorization by Japanese government will be required for export
of those products from Japan.

F9601
 FUJITSU LIMITED Printed in Japan