Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
APPARATUS:
THEORY:
Silicon Controlled Rectifier: Silicon Controlled Rectifier is a four-layer three junction p-n-p-n
switching device. It has three terminals, Anode, cathode and gate. In normal operation of
thyristor anode held with high positive potential with respect to cathode and gate has a small
positive with respect to cathode.
When Anode is made positive with respect to cathode and switch is open in the gate circuit
,then p-n junction j1 and j3 are forward biased ,where as j2 becomes wider and j1 thinner at j1
and j3. There is no base current in transistor t2 and hence that of t1.under such conditions the
SCR is in a state of blocking forward direction. If now gate is made positive w.r.t. cathode or
switch is closed , a small gate current will flow through junction j2 as a result anode starts flows
if anode current is greater than latching current of SCR.SCR is forward conduction state or
simply SCR is closed state.
MOSFET: A Power MOSFET has three terminal called drain, source and gate. MOSFET is a
voltage controlled device. As its operation depends upon the flow of majority carriers only.
MOSFET is uni polar device. The control signal or gate current less than a BJT. This is because
of fact that gate circuit impedance in MOSFET is very high of the order of 109 ohm. This larger
impedance permits the MOSFET gate be driven directly from microelectronic circuits. Power
MOSFET’s are now finding increasing applications in low-power high frequency converters.
IGBT: IGBT is a new development in the area of Power MOSFET Technology. This device
combines into it’s the advantages of both MOSFET and BJT. So an IGBT has high input
impedance like a MOSFET and low-on-state power loss in a BJT.IGBT is also known as metal
oxide insulated gate transistor (MOSIGT). Conductively –modulated field effect transistor
1
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
(COMFET) or gain modulated FET (GEMFET). It was initially called insulated gate
transistor(IGT).
CIRCUIT DIAGRAM:
SCR CHARACTERISTICS:
IA
– +
A
A 2.5KΩ/25W (0-200mA)
IG (0-20mA)
+ –
A + VAK
G K V
– (0-50V)
(0-15V) VGK
(0-35V)
VAK
2
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
MOSFETCHARACTERISTICS:
ID
– +
A
D 2.5KΩ/25W (0-200mA)
G
+ VDS
S V
– (0-50V)
(0-35V) VDD
+ VGS
(0-15V) V
VGS (0-20V)
–
IGBT CHARACTERISTICS:
ID
– +
A
C 2.5KΩ/25W (0-200mA)
+ VCE
E V
– (0-20V)
(0-35V) VCC
+ VBE
(0-15V) V
VGG (0-20V)
–
3
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
PROCEDURE:
SCR CHARACTERISTICS:
2. Switch on the power supply .Apply constant VAK voltage say 10V varying VAA
3. Gradually increase the gate current till the SCR becomes on i.e. VAK and IA
4. Now VAK is increased gradually and IA noted for two to three readings,
3. Note down the readings of anode voltage and current by increasing the value of
voltage source in the anode circuit.
C) Gate Characteristics:
2. Set the gate circuit voltage source and anode circuit voltage source as per the given
value.
3. Note down the readings of gate voltage and gate current by reducing the value of gate
side rheostat.
MOSFET CHARACTERISTICS:
A) OUTPUT CHARACTERISTICS:
4
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
2. Switch on the Supply. Keep VDS say 10V vary VGS note down the range of VGS for
which drain current is varying for constant VGS
3. Keep VGS constant (VGS must be within the range determined by step2)
B) TRANSFER CHARACTERISTICS:
2. Switch on the regulated power supplies. Keep VDS constant say 10V. Vary VGS in steps,
note down the corresponding ID
IGBT CHARACTERISTICS:
A) OUTPUT CHARACTERISTICS:
2. Switch on power supply. Keep VGE say 5v, vary VGE note down the range of VGE for
which collector current is varying for constant VGE.
B) TRANSFER CHARACTERISTICS:
5
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
2. Switch on the power supply. Keep VCE constant. Vary VGE in steps .note down
corresponding IC
6
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
TABULAR COLUMN:
SCR CHARACTERISTICS:
C) GATE CHARACTERISTICS:
S.No. VG IG
7
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
MOSFET CHARACTERISTICS:
VGS1= V VGS2= V
S.NO. VDS1= V
S.NO.
VDS= ID= mA VDS= ID= mA VGS= V ID = mA
V V
IGBT CHARACTERISTICS:
VGE1= V VGE2= V
S.NO.
VBE= V IC= mA VBE= V IC= mA
VCE= V
S.NO.
VGE= V IC = mA
8
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
MODEL GRAPHS:
SCR CHARACTERISTICS:
Vg
Ig
MOSFET CHARACTERISTICS:
VGS4
VGS3
VGS2
VGS1
VDS
VGS
VGST
9
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
IGBT CHARACTERISTICS:
IGBT
IC
VGE4 >VGE3 >VGE2 >VGE1
VGE4
VGE3
VGE2
VGE1
VCE
RESULT: Output and Transfer Characteristics of SCR, MOSFET and IGBT are studied
10
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
a resistive load.
APPARATUS:
3. Rheostat 2
4. CRO 1
5. Patch cards
THEORY: Commutation is the process of turning off the SCR and it normally causes the
transfer of current flow to other parts of circuit. Commutation can be divided into
a) Natural commutation
b) Forced commutation
a) Natural commutation: If the source voltage AC the SCR current goes through a natural zero
and reverse voltage appears across the SCR. The device is automatically turns off due to the
natural behavior of the source voltage. This is known as natural commutation or line
commutation.
b) Forced commutation: In some SCR circuits the input voltage is DC and the forward current
of the SCR is DC and the forward current of the SCR is forced to zero by external or
additional circuitry called as commutation circuitry to turn off SCR. This Technique is called
forced commutation and normally applied in DC to DC converters .
11
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CIRCUIT DIAGRAM:
T1
L
L
T
C
(0-15V) R (0-15V)
C To CRO
R
To CRO
T1
R1 R2
C +
TA
–
R
(0-15V) T1 T2 (0-30V)
L
D
12
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
PROCEDURE:
CLASS-A COMMUTATION:
3. Switch on the DC supply to the power circuit and observe the voltage waveform across
load by varying the frequency potentiometer.
CLASS-B COMMUTATION:
3. Switch on the DC supply to the power circuit and observe the voltage waveform across
load by varying the frequency potentiometer.
CLASS-C COMMUTATION:
2. Connect T1 and T2 from firing circuit to gate and cathode of Thyristor T1 and T2.
3. Observe the waveforms across R1,R2 and C by varying frequency and also duty cycle
potentiometer.
CLASS-D COMMUTATION:
13
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
2. Connect T1 and T2 gate pulse from the firing circuit to the corresponding SCR’s in the
power circuit.
3. Initially keep the trigger ON/OFF at OFF position to initially charge the capacitor, this
can be observed by connecting CRO across the capacitor.
4. Now switch ON the trigger output switch and observe the voltage waveform across the
load T1, T2 and capacitor. Note down the voltage waveforms at different frequency of
chopping and also at different duty cycle.
5. Repeat the experiment for different values of load Resistance, commutation inductance
and capacitance.
CLASS-E COMMUTATION:
2. Connect the trigger output T1 from the firing circuit to the SCR.
5. Switch on the trigger output and observe and note down waveforms. Repeat the
MODEL GRAPHS:
CLASS-A COMMUTATION:
14
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CLASS-B COMMUTATION:
CLASS-C COMMUTATION:
15
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CLASS-D COMMUTATION:
CLASS-E COMMUTATION:
16
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To Verify the operation of single phase AC Voltage controller with R and RL Loads and
to observe the output and input waveforms
APPARATUS:
1. I-φ Transformer 1
3. Voltmeters(MI meters) 2
4. Rheostat 1
5. Inductive load 1
7 Patch cards
THEORY: AC voltage controller’s are thyristor based devices ,which converts the fixed Ac
voltage into variable AC voltage with same frequency .The circuit diagram of Single phase AC
voltage controller is shown in figure .It consists of two SCR’s connected in anti parallel. The
input and output voltage waveforms are also shown. The SCR’s are gate controlled and gate
pulses are obtained from firing unit.
A) For R-Load: For the first half cycle of input voltage waveform SCR T1 conducts and gives
controlled output to load. During the other half cycle of input voltage waveform SCR T2
conducts .During the Positive half cycle T1 is triggered at a firing angle of wt= α .T1 starts
conducting and source voltage is applied to the load from α to π. At wt= π both Vo and Io
falls to zero. Just after wt= π, T1 is reverse biased and therefore it is turned off by self
commutation. During the negative half cycle of T2 is triggered at wt= π+α, then T2
conducts from wt = π+α
17
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Vph is the phase voltage of the input voltage and α is the firing angle
B) For RL –Load:
During the negative half cycle SCR T2 is forward biased and is triggered at
wt = π+α. The output current flows through the load in reverse direction. The operation
of SCR T2 is similar as that of SCR T1 during the period wt = π+α to wt = (2β-α) but in
the negative direction. At wt= ( 2β-α) the SCR t2 is commutated and the next positive
half cycle will be regulated by SCR T1. In this way the AC Voltage controller will be
useful for regulating the AC voltage.
18
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CIRCUIT DIAGRAM:
AC VOLTAGE CONTROLLER:
T1
Ph
T2
V V To CRO
1-Φ
R
AC Supply
T1
Ph
R
T2
1-Φ
V V
To CRO
AC Supply
L
19
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
PROCEDURE:
A) For R-Load:
2. Verify the connections from the lab instructor before switch on the supply.
7. Note down the reading of α from the CRO and Vo from the voltmeter
8. Also calculate the theoretical value of output voltage from the formula and
compare it with the practical value of the output voltage, which is observed from
the voltmeter.
9. Repeat the above process from step 6 to 8 for various firing angles.
1. Switch off the power supply and connect an inductance of given value in series
with the load resistance.
2. Repeat steps 2 to 9 in this case and also note down the reading of β.
TABULAR COLUMN:
A) For R-Load:
20
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
A) For RL-Load:
MODEL GRAPHS:
With R-Load:
21
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
With RL-Load:
22
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RESULT: The operation of I-φ ac voltage controller with R&RL loads is verified and
the theoretical and practical values of output voltages with R and RL loads are found.
23
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To obtain controlled output waveforms of a single phase fully controlled bridge
APPARATUS:
1. I-φ Transformer 1
3. Voltmeter(MI meter) 1
4. Voltmeter(MC meter) 1
5. Rheostat 1
6. Inductive load 1
8. Patch cards
THEORY:
A) For R-Load: A fully controlled bridge converter using four SCR’s is shown in the circuit
diagram. In the bridge circuit diagonally opposite pair of SCR’s are made to conduct and
are commutated simultaneously. During the first positive half cycle SCR’s T1 and T2 are
forward biased and they are triggered simultaneously at wt =α then the current flowing
through the path A-T1-R-T2-B. During the negative half cycle of the input SCR’s T3 and
T4 are forward biased and they are triggered at wt= (π+α) simultaneously then the current
flows through B-T3-R-T4-A. Thyristors T1,T2 and T3,T4 are triggered at same firing
angle α in each positive and negative half cycle of the input voltage respectively.
24
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
When the output voltage falls to zero, the output current also falls to zero
because of resistive load .Hence SCR’s T1, T2 in positive half cycle and T3,T4 in
negative half cycle turn off by natural commutation.
The related voltage and current wave forms are shown in the diagram.
Voth= (Vm/π)(1+cosα).
B) For RL-Load:
A fully controlled bridge converter using four SCR’s is shown in the circuit diagram. To
conduct the SCR’s simultaneously firing of SCR’s T1,T2 in the first half cycle and T3,T4
in the next half cycle is necessary. To ensure this both T1,T2 are fired from the same
firing angle.
As shown in the diagram when wt=α, SCR’s T1, T2 are triggered simultaneously.
The current flow through A-T1-R-L-T2-B.Supply voltage from this instant appears
across output terminals and forces the current through load. At wt=π,the output voltage
tends to reverse its direction where as the output current tries to flows on the same
direction because of inductive load. The output current becomes zero at a angle of wt=β.
At an angle wt=(π+α) SCR’s T3 ,T4 are triggered, with this negative line voltage
reverse biases SCR’s T1 and T2 hence the SCR’s T1 and T2 are commutated.Now the
current flows through the path B-T3-R-L-T4-A.This continue in every half cycle and we
get output voltage as shown in waveforms.
25
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CIRCUIT DIAGRAM:
With R-Load:
Ph
T1 T3
T4 T2
Fig-1
With RL-Load:
Ph
T1 T3
R
L
T4 T2
Fig-2
26
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
PROCEDURE:
B) For R-Load:
2. Verify the connections from the lab instructor before switch on the supply.
7. Note down the reading of α from the CRO and Vo from the voltmeter
8. Also calculate the theoretical value of output voltage from the formula and
compare it with the practical value of the output voltage, which is observed
from the voltmeter.
9. Repeat the above process from step 6 to 8 for various firing angles.
1. Switch off the power supply and connect an inductance of given value in series
with the load resistance.
2. Repeat steps 2 to 9 in this case and also note down the reading of β.
27
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
MODEL GRAPHS:
With R-Load:
With RL-Load:
28
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
TABULAR COLUMN:
B) For R-Load:
B) For RL-Load:
29
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RESULT: The operation of I-φ fully controller converter is verified and the theoretical
and practical values of output voltages are found ,both for R and RL loads at different
firing angles.
30
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
APPARATUS:
THEORY:
Single Phase half wave controlled bridge converter with R&RL loads are shown in the
diagram.
R-Load:
During the positive half cycle of AC supply SCR T1 and diode D1 are forward biased.
The SCR T1 is triggered at a firing angle ωt=α, the output current flows through hthe
path A-T1-R-D1-B. The load current will flow until T1 is commutated by reversal of supply at
ωt=Π. During The nagative half cycle of AC supply SCR T2 and diode D2 are forward biased.
When the SCR T2 is triggered at angle ωt=(Π+α), the output current would flow through the path
B-T2-R-D2-A. This current continues up to ωt=2Π, at this angle the SCR T2 is commutated due
31
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
to reversal of the supply voltage. The theoretical average vale of DC output voltage can be
calculated by,
RL-Load:
The main difference between the operation of the circuit with a complex load, and with a
purely resistive load is that at end of each half-cycle of the supply voltage, the current flow is
maintained in the load circuit by the inductance of the load. The thyristor that has been
conducting, say SCR1, continues to conduct, but current transfers from diode D2 to D1 so that
the inductive back emf of the load drives current through the bridge without including the
reverse supply voltage. During this part of the cycle, the load current decays exponentially and is
unaffected by the supply voltage. When SCR2 is triggered, SCR1 is reverse biased by the supply
voltage and turns off. Current now flows from the supply through SCR2 and diode D1 into the
load. SCR1 is triggered in the next half-cycle and the sequence is repeated.
32
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Ph
T1 T3
D1 D2
Ph
T1 T3
R
L
D1 D2
PROCEDURE:
R-load:
RL-load:
10. Switch off the supply and connect an inductance of given value in series with the load
resistance.
11. Repeat steps 2 to 9 and also note down the readings of β.
OBSERVATIONS:
For R-Load:
Load resistance R=
RL-Load:
Load resistance R=
Value of Inductance L=
34
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Model Graphs:
R-Load:
RL Loads
35
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Result:
The operation of Single Phase half controlled converter is verified and the theoretical and
practical values of output voltage are found, both for R and RL loads.
36
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To verify the operation of single phase Cyclo Converter with R and RL Loads and to
observe the output and input waveforms
APPARATUS:
3. Rheostat 1
4. Inductive load 1
5. Voltmeter(MI) 1
THEORY
The circuit diagram of 1-φ cyclo converter with R and RL load are shown in fig.
Construction ally there are four SCR’s T1, T2, T3 &T4.Out of them T1, T2 are responsible for
generating positive halves forming the positive group. The other two T3, T4 are responsible for
negative haves forming negative group. This configuration and waveforms are shown for ½ and
1/3 of the supply frequency. Natural commutation process is used to turn off the SCR’s.
A) For R-Load: During the half cycle when point A is positive with respect to O, SCR T1 is
in conducting mode and is triggered at wt =α then current flows through positive point
A-T1-load-negative O. In the negative half cycle when B point is positive with respect to
the point O,SCR T1 is automatically turned off due to natural commutation and SCR T2 is
triggered at wt = π+α. In this condition the current flows through B-T2-load-O. The flow of
37
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
the current direction is same as in the first case. After two positive half cycles of load
voltage and load current SCR T4 is gated at wt=2π+α when O is positive with respect to B.
In this condition the load current flows through O-load-T4-B.Thus the direction of load
current is reversed. In the next half cycle when O is positive with respect to A when
wt=3π, T4 turnoff due to natural commutation and at wt=3π+α T3 is triggered. In this
condition the load current flows through O-load-T3-A. The direction of load current is
same as previous case. In this manner two negative half cycles of load voltage and load
current, equal to the number of two positive half cycles are generated. Now T1 is again
triggered to fabricate further two positive half cycles of load voltage and so on. Like this
the input frequency 50Hz is reduced to ½ at the output across the load. The input and
output waveforms are shown in figure.
B) For RL-Load:-
When A is positive with respect to O forward biased SCR T1 is triggered at wt=α and the
current start to flow through A-T1-R-L-O. Load voltage becomes zero at wt=π but load
current will not become zero at this angle due to inductance. It becomes zero at wt =β
which is called extinction angle. So it is naturally commutated at wt=β. After half cycle
point B positive with respect to point O. Now at angle wt=π+α. T2 is triggered and the load
current takes path from B-T2-R-L_o and its direction is positive as in the previous case.
The load current decays zero at wt =π+β and SCR T2 is naturally commutated.
In the half cycle when O is positive with respect to B point, T4 is triggered instead of T1
at an angle of wt= (2π+α). Now the load current flows through O-L-R-T4-B but the
direction of load current reversed. When the load current becomes zero at an angle wt=
(2π+α) , T4 naturally commutated because the voltage is already reversed at wt = 3π.When
wt = (3π+α) and point O, is positive with respect to point A,T3 is triggered then the current
flows through O-L-R-T3-A , and the direction of load current is same in previous case. In
the next half cycle again T1 will triggered like this we get one cycle of output frequency for
two cycles of input frequency, when the frequency division switch is at 2. The waveforms
of load voltage and load current are shown in fig.
38
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
CIRCUIT DIAGRAMS:
T1
Ph
T3
1-Φ, 230V 50Hz To CRO
AC Supply R
T2
N
center tapped
transformer
T4
T1
Ph
T3 R
1-Φ, 230V To CRO
50Hz
AC Supply
T2
L
N
center tapped
transformer
T4
Fig2-Single phase cyclo converter with RL-load Fig-2
39
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
PROCEDURE:
A) For R-Load:
2. Verify the connections from the lab instructor before switch on the supply.
4. Switch ON the supply and note down the frequency of input voltage from the
CRO.
5. Set the frequency division switch at 2 and note the readings of time period of
output voltage waveform for different set of firing angles
7. Repeat the above process from step 5 to 6 for frequency division of 3 and 4.
3. Verify the connections from the lab instructor before switch on the supply.
5. Switch ON the supply and note down the frequency of input voltage from the
CRO.
6. Set the frequency division switch at 2 and note the readings of time period of
output voltage waveform for different set of firing angles
40
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
8. Repeat the above process from step 5 to 6 for frequency division of 3 and 4.
TABULAR COLUMN:
C) For R-Load:
Input frequency = Hz
C) For RL-Load:
41
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
MODEL GRAPHS:
42
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RESULT: The operation of I-φ cyclo converter is verified and the theoretical and
practical values of output frequencies at different frequency divisions are found both for
R & RL loads
43
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To observe the output waveforms of resistance, Resistance- Capacitance and UJT gate
firing Circuits of SCR.
APPARATUS:
THEORY:
R-firing Circuit:
η = ( RB1 ) /( RB1 + RB 2 )
UJT is a highly efficient switch .It’s switching time is in a range of nano seconds. Since UJT
exhibits negative resistance characteristics it can be used as a relaxation oscillator. The rise time
44
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
output pulse will depend on the switching speed of the UJT and duration will be proportional to
the time constant RB1C of the discharge circuit.
The output pulses of UJT are identical in magnitude and time period
T = RC (ln( 1 /( 1 − η )))
CIRCUIT DIAGRAM:
R-firing circuit:
VL
Ph
R1
1-Φ R2 A
AC Supply
D
G
K
R
N
RC-firing circuit:
Ph
100E/10W
A
1-Φ, 230V
50Hz G
AC Supply
K
45
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Ph
100E/10W
D1 A
D3
1-Φ, 230V
50Hz G
AC Supply
K
D4 D2
RB2
R
B2
B1
Vdc
C1 C2 C3
To CRO
1.Turn the potentiometer fully anti clockwise, connect load as shown by jumpers,
2. Connect SCR in the ckt by using shorting links as shown by the dashed lines.
4. Vary the firing angle and observe the waveforms on the CRO
1. Connect the load and SCR in the CKT by jumpers as shown in the ckt diagram.
2. Tune the potentiometer fully anticlockwise.
3. Connect oscilloscope in the load divider and switch on the power supply.
4. Vary the firing angle and draw the corresponding waveforms.
PROCEDURE:
3. Place the knob of variable resistance at either of the extreme positions and place one capacitor in
series and take the reading of firing angle at that time period. i.e. total time is equal to the sum of
turn off and turn on times.
4. Vary the resistance to the other extreme position and note down the readings.
5. Replace the capacitor with another one and calculate the RC from noted reading.
MODEL CALCULATIONS:
T = RC (ln( 1 /( 1 − η )))
47
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
48
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RESULT: The waveforms across the load and device for different values of firing angles are
studied.
AIM: : To obtain the output waveform of single phase fully controlled bridge converter
APPARATUS:
2. Firing Unit 1
49
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
3. Voltmeter MI (0-60V) 1
MC (0-50V) 1
7. CRO
8 Patch Chords
THEORY:
The Jones Chopper circuit is another example of class D commutation. In this circuit
SCR TM is the main thyristor, where as SCR TA, capacitor C, diode D1 and auto transformer
forms the commutating circuit for the main thyristor TM. Therefore the special feature of this
circuit is the tapped auto T/F through a portion of which the load current flows L1 and L2 are
closely coupled so that the capacitor always gets sufficient energy to turn off the main SCR TM.
Let us assume that initially capacitor C is charged to a voltage Edc with the polarity
shown SCR TM is triggered current flows through the path CA-TM-L1-D1-CB and capacitor C
charges to opposite polarity i.e., plate B positive and plate A negative, however diode D1
prevents further oscillation of the resonating L2C circuit. Hence capacitor C retains its charge
until SCR TA is triggered.
Now, SCR TA is triggered current flows through the path CB-TA-TM-CA. Therefore,
discharge of capacitor C reverse biases SCR TM and turns it off. The capacitor again charges up
with plate A positive and SCR TA turns off because the current through it falls below the
holding current value when capacitor C is recharged.
50
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
The cycle repeats when SCR TM is again triggered. The use of autotransformer involves
that whenever current is delivered from dc source to the load, a voltage is induced in L1 in the
correct polarity for changing the commutating capacitor to a voltage higher than Edc. Thus the
autotransformer measurably enhances the reliability of the circuit.
The theoretical average value of the Dc output voltage can be found from
CIRCUIT DIAGRAMS:
51
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
T1
+
TA
– R
DC V
To CRO
Supply
L1 L2
D1
T1
+
TA
R
–
DC V
To CRO
Supply Dm
L
L1 L2
D1
PROCEDURE:
52
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
OBSERVATIONS:
53
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Result:
The operation of DC Jones’s Chopper is verified and the theoretical and practical values
of output voltage are found, both for R and RL loads.
54
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To obtain the output waveforms of three-phase full wave half-controlled bridge rectifier
with R and RL load and with or without commutating or freewheeling Diode.
APPARATUS:
2. Firing Unit 1
3. Voltmeter MI (0-100V) 1
MC (0-100V) 1
7. CRO
8 Patch Chords
Theory :
For large power dc loads, 3-ph ac to dc converter are commonly used. The various types
of three phase controlled converter are 3-ph half wave converter, 3-ph half wave converter is
rarely used in industry because it introduces de component in the supply circuit. If diodes are
replaced by 3-thyristors, a semi converter bride is obtained.
55
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Free wheeling mode of operation of bridge connected rectifiers can be realized half of its
thyristor with diodes. Therefore, circuit of three phase half-controlled bridge converter contains
three thyristor in three arms and diodes in the other three arms.
For α<600 the continuous conduction mode is possible. For firing angles α>600 the
discontinuous conduction mode occurs. It can be observed from the waveforms that the output
voltage becomes zero during a part of the output voltage period, because of the free wheeling
action. It is easily noted from the waveforms that the freewheeling period is . Therefore
the supply current flows for the period (Π-α) in each half cycle. As α increase the duration of the
supply current pulse decreases. Therefore, the harmonic content in the source current increases
as the firing angle increases.
For large firing angle delays, commutation failure may take place due to the limited time
available in symmetrical half controlled converter circuit configuration, if the current is assumed
to be continuous. This may result in half weaving effect.
For R-load:
For RL-load:
56
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
T1 T2 T3
Y
D1 D2 D3
415V, 3-Φ
B 550hz, AC
Fig-1
T1 T2 T3
R
415V, 3-Φ V
50hz, AC To CRO
Y
D1 D2 D3 L
415V, 3-Φ
B 550hz, AC
Fig-2
Procedure:
OBSERVATIONS:
For R-load:
Load resistance R=
RL-Load:
Load resistance R=
Value of Inductance L=
58
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Input Supply
Model Graphs
RESULT: Observed and drawn the output waveforms of 3-phase half-controlled bridge
converter with R and RL loads.
59
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
AIM: To study and obtain the AC output voltage waveform of single-phase parallel inverter with
R & RL loads.
APPARATUS:
S. No Components Quantity
2
Bulbs 230V/40W 02
3 CRO 01
4 Patch cords
5 Voltmeter(0-100V) MI 01
Theory:
The circuit diagram of 1-ph Parallel Inverter is shown in fig., SCR1 and SCR2 are main
thyristors. Supply voltage Vdc appears across the left half of the transformer primary winding
OA. Terminal O is positive w.r.t.A. By transformer action terminal B will be at potential of 2Vdc
w.r.t A. Thus capacitor C will get charged twice the supply voltage. The load voltage will be
positive and will have a magnitude VL . At the end of half period SCR2 is firing , capacitor C
will be immediately apply a reverse voltage of 2Vdc across SCR1 and turns off it.
Similarly the Vdc applies to right half of the primary winding and capacitor gets charged
with 2Vdc in reverse direction. Now the load voltage is negative and hence the current. Since the
commutating capacitor is in parallel with SCRs, so it is called parallel inverter.
60
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Circuit diagram:
PROCEDURE:
61
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Model Graphs:
Model Graph
Result:
62
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
To study the output waveforms of single-phase full converter using RLE loads and single-phase
AC voltage controller using RLE loads using PSPICE simulation.
AC Model of SCR:
= 50Ig + 11Ia
63
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
R 2 4 10
L 4 5 20MH
C 2 11 793UF
RX 11 3 0.1
64
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
VX 5 3 DC 10V
VY 10 1 DC 0V
XT1 1 6 2 SCR
XT2 0 8 2 SCR
XT3 3 7 0 SCR
XT4 3 9 1 SCR
. SUBCKT SCR 1 3 2
S1 1 5 6 2 SMOD
RG 3 4 50
VX 4 2 DC 0V
VY 5 2 DC 0V
RT 2 6 1
CT 6 2 10UF
F1 2 6 POLY(2) VX VY 0 50 11
.ENDS SCR
.PROBE
.END
65
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
R 4 5 2.5
L 5 6 6.5MH
VX 6 0 DC 0V
CS 1 7 0.1UF
RS 7 4 750
XT1 1 2 4 SCR
66
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
XT2 4 3 1 SCR
. SUBCKT SCR 1 3 2
S1 1 5 6 2 SMOD
RG 3 4 50
VX 4 2 DC 0V
VY 5 2 DC 0V
RT 2 6 1
CT 6 2 10UF
F1 2 6 POLY(2) VX VY 0 50 11
.ENDS SCR
.PROBE
.END
Result :
The output waveforms of single-phase full converter using RLE loads and single-phase AC voltage
controller using RLE loads using PSPICE simulation are studied.
67
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Study of resonant pulse commutation circuit and Buck chopper with PSPICE simulation
VS 1 0 DC 12V
VY 1 2 DC 0V
RB 8 7 250
R 6 0 10
LE 2 3 25.47UH
CE 3 0 1.38UF
68
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
C 3 4 0.0958UF
L 5 6 445.63UH
VX 4 5 DC 0V
Q1 3 7 0 MODQ1
+ TR=239.5N TF=301.2P)
.PROBE
.END
VS 1 0 DC 110V
VY 1 2 DC 0V
69
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RB 7 6 250
L 4 8 40.91UH
R853
VX 5 0 DC 0V
DM 0 3 DMOD
Q1 2 6 3 QMOD
.PROBE
.END
Result : PSPICE simulation of resonant pulse commutation circuit and Buck chopper is studied and
output waveform are observed.
70
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
(a) Circuit
71
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RC3 16 0 2MEG
R 4 5 2.5
L 5 6 10MH
VX 3 4 DC 0V
VY 1 2 DC 0V
D1 3 2 DMOD
D2 0 6 DMOD
D3 6 2 DMOD
D4 0 3 DMOD
Q1 2 7 3 QMOD
Q2 6 9 0 QMOD
Q3 2 11 6 QMOD
Q4 3 13 0 QMOD
72
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
RG1 8 7 100
RG2 10 9 100
RG3 12 11 100
RG4 14 13 100
XPW1 17 15 8 3 PWM
XPW2 17 15 10 0 PWM
XP3 17 16 12 6 PWM
XP4 17 16 14 0 PWM
.SUBCKT PWM 1 2 3 4
R1 1 5 1K
R2 2 5 1K
RIN 5 0 2MEG
RF 5 3 100K
RO 6 3 75
CO 3 4 10PF
E1 6 4 0 5 2E+5
.ENDS PWM
.PROBE
73
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
.END
Result : PSPICE simulation of single phase Inverter with PWM control is studied and output
waveforms are observed.
74
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Apparatus:-
2 Firing Unit 1
3 Voltmeter (0-60)V MI 1
4 Voltmeter (0-50)V MC 1
6 Tachometer 1
Circuit Diagram:-
75
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
DPST Switch + -
+ A
230 V
AC F + A
Supply
V 0-300V V M
-- 0-250V MC AA
FF
Fuse +
+ -
FIELD
Procedure:-
without load:
With load:
76
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Observation table:-
Without load:
With load:
S.NO. Firing Volt meter Ammeter Speed. Load on Torque Out put Efficiency
angle reading reading motor
Result:- The speed of the DC Shunt motor is controlled using half controlled converter.
77
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
15. Circuit Diagram for Speed control of I-φ Induction motor using AC
Voltage controller
Aim:-To obtain the speed control and to calculate the output power of I-φ Induction motor.
Apparatus:-
1 I-φ Transformer 1
4 Voltmeters(MI meters) 1
7 Tachometer 1
Circuit Diagram:
(0-5)A
MI
DPST
Ph A
S1
1- Φ (0-3000)V (0-3000)V V
V
230V MI MI
IM
50 Hz
AC
Supply Brake Drum
78
N 1-φ230v Isolated
Transformer
Power Electronics and Simulation Lab Manual, EEE Department, BVRIT
Procedure:-
Without load:
With load:
Observation table:-
Without load:
With load:
S.NO. Firing Volt meter Ammeter Speed. Load on Torque Out put Efficiency
angle reading reading motor
Result:-
The speed of induction motor is controlled with single phase AC voltage controller
79