Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
May 2000
QFET TM
FQPF5P20
200V P-Channel MOSFET
General Description
These P-Channel enhancement mode power field effect
transistors are produced using Fairchild’s proprietary, Features
planar stripe, DMOS technology. • -3.4A, -200V, RDS(on) = 1.4Ω @VGS = -10 V
This advanced technology has been especially tailored to • Low gate charge ( typical 10 nC)
minimize on-state resistance, provide superior switching • Low Crss ( typical 12 pF)
performance, and withstand high energy pulse in the • Fast switching
avalanche and commutation mode. These devices are well
• 100% avalanche tested
suited for high efficiency switching DC/DC converters.
S
!
●
G! ●
▶ ▲
●
GD S TO-220F !
FQPF Series D
Thermal Characteristics
Symbol Parameter Typ Max Units
RθJC Thermal Resistance, Junction-to-Case -- 3.29 °C/W
RθJA Thermal Resistance, Junction-to-Ambient -- 62.5 °C/W
Off Characteristics
BVDSS Drain-Source Breakdown Voltage VGS = 0 V, ID = -250 µA -200 -- -- V
∆BVDSS Breakdown Voltage Temperature
ID = -250 µA, Referenced to 25°C -- -0.17 -- V/°C
/ ∆TJ Coefficient
IDSS VDS = -200 V, VGS = 0 V -- -- -1 µA
Zero Gate Voltage Drain Current
VDS = -160 V, TC = 125°C -- -- -10 µA
IGSSF Gate-Body Leakage Current, Forward VGS = -30 V, VDS = 0 V -- -- -100 nA
IGSSR Gate-Body Leakage Current, Reverse VGS = 30 V, VDS = 0 V -- -- 100 nA
On Characteristics
VGS(th) Gate Threshold Voltage VDS = VGS, ID = -250 µA -3.0 -- -5.0 V
RDS(on) Static Drain-Source
VGS = -10 V, ID = -1.7 A -- 1.1 1.4 Ω
On-Resistance
gFS Forward Transconductance VDS = -40 V, ID = -1.7 A (Note 4) -- 2.15 -- S
Dynamic Characteristics
Ciss Input Capacitance VDS = -25 V, VGS = 0 V, -- 330 430 pF
Coss Output Capacitance f = 1.0 MHz -- 75 98 pF
Crss Reverse Transfer Capacitance -- 12 15 pF
Switching Characteristics
td(on) Turn-On Delay Time -- 9 28 ns
VDD = -100 V, ID = -4.8 A,
tr Turn-On Rise Time -- 70 150 ns
RG = 25 Ω
td(off) Turn-Off Delay Time -- 12 35 ns
(Note 4, 5)
tf Turn-Off Fall Time -- 25 60 ns
Qg Total Gate Charge VDS = -160 V, ID = -4.8 A, -- 10 13 nC
Qgs Gate-Source Charge VGS = -10 V -- 2.8 -- nC
Qgd Gate-Drain Charge (Note 4, 5) -- 5.2 -- nC
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 42.8mH, IAS = -3.4A, VDD = -50V, RG = 25 Ω, Starting TJ = 25°C
3. ISD ≤ -4.8A, di/dt ≤ 300A/µs, VDD ≤ BVDSS, Starting TJ = 25°C
4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature
10
1
Top :
VGS
-15.0 V Typic 10
1
-10.0 V
-8.0 V
-7.0 V
-6.5 V
-6.0 V
10 Bottom : -5.5 V
0
10 150℃
-1
10
25℃
※ Notes : ※ Notes :
1. 250μs Pulse Test -55℃ 1. VDS = -40V
2. TC = 25℃ 2. 250μs Pulse Test
-2 -1
10 10
10
-1
10
0
10
1 2 4 6 8 10
Characteristics
Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics
3.0
1
10
VGS = - 20V
RDS(on) [ Ω ],
1.8
0
10
1.2
0.6 ※ Notes :
150℃ 25℃
※ Note : TJ = 25℃ 1. VGS = 0V
2. 250μs Pulse Test
0.0 -1
10
0 3 6 9 12 0.0 0.5 1.0 1.5 2.0 2.5 3.0
-ID , Drain Current [A] -VSD , Source-Drain Voltage [V]
750 12
Ciss = Cgs + Cgd (Cds = shorted)
Coss = Cds + Cgd
Crss = Cgd VDS = -40V
10
600 VDS = -100V
-V GS , Gate-Source Voltage [V]
VDS = -160V
8
Ciss
Capacitance [pF]
450
6
Coss
300
※ Notes : 4
1. VGS = 0 V
Crss 2. f = 1 MHz
150
2
※ Note : ID = -4.8 A
0 0
10
-1
10
0
10
1 0 2 4 6 8 10 12
1.2 2.5
2.0
Drain-Source Breakdown Voltage
1.1
Drain-Source On-Resistance
-BV DSS , (Normalized)
RDS(ON) , (Normalized)
1.5
1.0
1.0
0.9 ※ Notes :
1. VGS = 0 V 0.5 ※ Notes :
2. ID = -250 μA 1. VGS = -10 V
2. ID = -2.4 A
0.8 0.0
-100 -50 0 50 100 150 200 -100 -50 0 50 100 150 200
o o
TJ, Junction Temperature [ C] TJ, Junction Temperature [ C]
1
10 3
1 ms
-I D, Drain Current [A]
10 ms
100 ms
2
DC
0
10
※ Notes : 1
o
1. TC = 25 C
o
-1 2. TJ = 150 C
10
3. Single Pulse
0
0 1 2
10 10 10 25 50 75 100 125 150
Figure 9. Maximum Safe Operating Area Figure 10. Maximum Drain Current
vs. Case Temperature
( t) , T h e r m a l R e s p o n s e
D = 0 .5
0
10
0 .2
※ N o te s :
0 .1 1 . Z θ J C ( t) = 3 .2 9 ℃ / W M a x .
2 . D u ty F a c to r , D = t 1 /t 2
0 .0 5 3 . T J M - T C = P D M * Z θ J C ( t)
-1
10
0 .0 2 PDM
0 .0 1
θ JC
t1
t2
Z
s i n g le p u ls e
-2
10
-5 -4 -3 -2 -1 0 1
10 10 10 10 10 10 10
t 1 , S q u a r e W a v e P u ls e D u r a t io n [ s e c ]
VGS
Same Type
50KΩ
as DUT Qg
12V 200nF
300nF -10V
VDS
VGS Qgs Qgd
DUT
-3mA
Charge
RL
VDS t on t off
td(on) tr td(off)
VGS VDD tf
RG VGS
10%
-10V DUT
90%
VDS
L 1 BVDSS
VDS EAS = ---- L IAS2 --------------------
2 BVDSS - VDD
tp Time
ID
VDS
DUT _
I SD
L
Driver
RG
Compliment of DUT
(N-Channel) VDD
di/dt
TO-220F
3.30 ±0.10
6.68 ±0.20
15.87 ±0.20
15.80 ±0.20
(1.00x45°)
MAX1.47
9.75 ±0.30
0.80 ±0.10
(3
0°
)
#1
0.35 ±0.10 +0.10
0.50 –0.05 2.76 ±0.20
2.54TYP 2.54TYP
[2.54 ±0.20] [2.54 ±0.20]
4.70 ±0.20
9.40 ±0.20
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL.
As used herein: result in significant injury to the user.
1. Life support devices or systems are devices or systems 2. A critical component is any component of a life support
which, (a) are intended for surgical implant into the body, device or system whose failure to perform can be
or (b) support or sustain life, or (c) whose failure to perform reasonably expected to cause the failure of the life support
when properly used in accordance with instructions for use device or system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to
Advance Information Formative or In This datasheet contains the design specifications for
Design product development. Specifications may change in
any manner without notice.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.