Sei sulla pagina 1di 2

To simulate our design , we first need to compile , elaborate and then simulate the design.

To do
this we use the following commands ncvlog --> to compile, ncelab --> to elobarate and ncsim --> to
simulate. All these process can also be done with the single command irun. Consider the below
example :

Suppose we want to simulate and test our design which is a fifo. This can be done using simvision gui
by following the below steps.

1. Locate the path of your design where your dut and test bench is stored and move to that
folder. This can done by entering the following command in the terminal.
cd <path> ex : cd /nfsNew/proj/tcbeta/3d/verif/pipe/models/user/mdshaik/axi_inteface

2. Once you are in the required folder , you can compile elaborate and simulate the design by
entering the following command in the terminal
irun -gui -access +r -simvisargs “-waves ” <top_module>
-gui is used to run the simvision in gui mode.
-access +r enables the read access which makes the internal signals visible to simulator
-simvisargs “waves” opens the waveform window when the simulator and simvision start.
<top_module> , here we have to give the name of our top module which is generally a test
bench which applies stimulus to our DUT and checks the output signals.
Ex: irun -gui -access +r -simvisargs “waves” testbench.v
However to run this simulation on more complex server rather than on local host
we have to submit this task as a job using the bsub
Ex : bsub -q ncComp -Ip irun -gui -access +r -simvisargs “waves” testbench.v
-q “queue name “ --- Submits the job in one of the specified queue . Quotes are
optional for single queue.
-Ip submits the job as an interactive job. A new job cannot be submitted until the
interactive job is completed or terminated.

3. After following the above steps simvision window and simulator window pops up. Now we
have to probe the module to catch all the signals in the module in the waveform window .
Generally we probe the top module to catch all the signals. To do this right click on the top module
and click on the option create probe in the design hierarchy window.
4. After creating the probe we having the run the simulation . This can be done by typing the
run command in the simulator window as shown below.

Now the simulation is complete and we can see the signals toggling in the wave form window.

Potrebbero piacerti anche