Sei sulla pagina 1di 11

DEVICE CHARACTERIZATION

-Rahul raju pogu


2016EE10448

Objectives:
1.To measure and plot ID vs VGS charactertics for given n-
MOS circuit.
2.To measure and plot ID vs VDS charactertics for given n-
MOS circuit for various values of VGS.
3.To measure and plot ID vs VSG charactertics for given p-
MOS circuit.
4.To measure and plot ID vs VSG charactertics for given p-
MOS circuit for various values of VSG.
5.Using a Triangle wave from Function Generator,apply
different frequency of voltages at the gate of CMOS
Inverter and plot the drain characterstics.
Experiment 1 :
ID vs VGS for MN1 for different values of VGS

Vgs(V) R1(ohm) VR1 Id(mA)


1.11 10000 10.89 1.1
2.34 3000 9.66 3.2
2.89 1500 9.31 6.2
3.27 470 8.73 18.6
3.75 220 8.25 35.1
Id(mA)
40
35
30
25
20
Id

15
10
5
0
0 0.5 1 1.5 2 2.5 3 3.5 4
Vgs

Experiment 2:
ID vs VDS for different values of VGS

Vds(V) R1(ohm) R2(ohm) Vgs(V) Id(mA)


4.58 470 470 8.33 15.48
1.85 1000 470 8.33 10.25
0.785 3000 470 8.33 5.47
0.468 4700 470 8.33 2.37
0.234 10000 470 8.33 1.17
7.74 470 1000 6.07 9.314
3.79 1000 1000 6.07 8.34
1.29 3000 1000 6.07 7.015
0.58 4700 1000 6.07 2.487
0.3 10000 1000 6.07 1.154
9.84 470 3000 3.1 4.98
7.69 1000 3000 3.1 4.4
2.596 3000 3000 3.1 3.214
1.057 4700 3000 3.1 2.405
0.514 10000 3000 3.1 1.17
10.17 470 4700 2.1 3.83
8.84 1000 4700 2.1 3.08
5.98 3000 4700 2.1 2.58
3.08 4700 4700 2.1 1.84
1.14 10000 4700 2.1 1.025
Chart Title
18
16
14
12
Id(mA)

10
8
6
4
2
0
0 2 4 6 8 10 12
Vds(V)

Experiment 3:
ID vs VSG for MP1 for different values of VSG

Vsg(V) R1(ohm) VR1(V) Id(mA)


2.84 10000 9.16 0.984
4.04 3000 7.96 2.534
5.08 1500 6.92 4.617
5.87 470 6.13 6.428
8.57 220 3.43 14.6

16

14

12

10
Id(mA)

0
0 1 2 3 4 5 6 7 8 9
Vsg

Experiment 4:
ID vs VSD different values of VSG
Vsd(V) R1(ohm) R2(ohm) Vsg(V) Id(mA)
6.75 470 470 4.02 11.5
3.65 1000 470 4.02 8.35
1.18 3000 470 4.02 3.306
0.83 4700 470 4.02 2.37
0.3 10000 470 4.02 1.17
8.8 470 1000 6.05 6.8
5.92 1000 1000 6.05 6.08
1.59 3000 1000 6.05 3.014
1.1 4700 1000 6.05 2.32
0.5 10000 1000 6.05 1.15
11.6 470 3000 9.07 1.56
11.2 1000 3000 9.07 1.42
8.98 3000 3000 9.07 1.34
7.8 4700 3000 9.07 1.22
4.23 10000 3000 9.07 0.964
11.7 470 4700 9.95 0.95
11.48 1000 4700 9.95 0.89
10.75 3000 4700 9.95 0.87
10.14 4700 4700 9.95 0.8
8.48 10000 4700 9.95 0.77

14

12

10

8
Id

0
0 2 4 6 Vsd 8 10 12 14
Experiment 5:CMOS Inverter
Frequency = 1KHz
Frequency at which sine wave(approximately) =
792.8KHz
Explanation for why quality of waveform degraded to a
sine wave at very high frequency:
At very high frequency(1MHz),the signal changes in a
period of 1 microsecond.This time is compared to the
Rise and fall time of CMOS inverter doesn’t get enough
time to adjust the voltage values and a curve like
sinewave is observed, which is a distortion to the
expected square wave.

Potrebbero piacerti anche