Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
DATA SHEET
For a complete data sheet, please also download:
74HC/HCT154
4-to-16 line decoder/demultiplexer
Product specification September 1993
File under Integrated Circuits, IC06
Philips Semiconductors Product specification
The 74HC/HCT154 are high-speed Si-gate CMOS devices When the other enable is LOW, the addressed output will
and are pin compatible with low power Schottky TTL follow the state of the applied data.
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
TYPICAL
SYMBOL PARAMETER CONDITIONS UNIT
HC HCT
tPHL/ tPLH propagation delay An, En to Yn CL = 15 pF; VCC = 5 V 11 13 ns
CI input capacitance 3.5 3.5 pF
CPD power dissipation capacitance per package notes 1 and 2 60 60 pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993 2
Philips Semiconductors Product specification
PIN DESCRIPTION
(a) (b)
Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol.
September 1993 3
Philips Semiconductors Product specification
FUNCTION TABLE
INPUTS OUTPUTS
E0 E1 A0 A1 A2 A3 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15
H H X X X X H H H H H H H H H H H H H H H H
H L X X X X H H H H H H H H H H H H H H H H
L H X X X X H H H H H H H H H H H H H H H H
L L L L L L L H H H H H H H H H H H H H H H
L L H L L L H L H H H H H H H H H H H H H H
L L L H L L H H L H H H H H H H H H H H H H
L L H H L L H H H L H H H H H H H H H H H H
L L L L H L H H H H L H H H H H H H H H H H
L L H L H L H H H H H L H H H H H H H H H H
L L L H H L H H H H H H L H H H H H H H H H
L L H H H L H H H H H H H L H H H H H H H H
L L L L L H H H H H H H H H L H H H H H H H
L L H L L H H H H H H H H H H L H H H H H H
L L L H L H H H H H H H H H H H L H H H H H
L L H H L H H H H H H H H H H H H L H H H H
L L L L H H H H H H H H H H H H H H L H H H
L L H L H H H H H H H H H H H H H H H L H H
L L L H H H H H H H H H H H H H H H H H L H
L L H H H H H H H H H H H H H H H H H H H L
Note
1. H = HIGH voltage level
L = LOW voltage level
X = don’t care
September 1993 4
Philips Semiconductors Product specification
September 1993 5
Philips Semiconductors Product specification
September 1993 6
Philips Semiconductors Product specification
AC WAVEFORMS
Fig.6 Waveforms showing the address input (An) to Fig.7 Waveforms showing the enable input (En)
output (Yn) propagation delays and the output to output (Yn) propagation delays and the
transition times. output transition times.
APPLICATION INFORMATION
Fig.8 1-of-16 decoder; LOW level output is selected. Fig.9 1-of-16 demultiplexer; logic level on selected
outputs follow the logic level on the data input.
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
September 1993 7