Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
2005
C167CR
C167SR
16-Bit Single-Chip Microcontroller
Microcontrollers
N e v e r s t o p t h i n k i n g .
Edition 2005-02
Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 Mnchen, Germany
Infineon Technologies AG 2005.
All Rights Reserved.
Attention please!
The information herein is given to describe certain components and shall not be considered as a guarantee of
characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding
circuits, descriptions and charts stated herein.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
Data Sheet, V3.3, Feb. 2005
C167CR
C167SR
16-Bit Single-Chip Microcontroller
Microcontrollers
N e v e r s t o p t h i n k i n g .
C167CR, C167SR
Table of Contents
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1 Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2 General Device Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.2 Pin Configuration and Definition for P-MQFP-144-8 . . . . . . . . . . . . . . . . . . 8
2.3 Pin Configuration and Definition for P-BGA-176-2 . . . . . . . . . . . . . . . . . . 17
3 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.1 Memory Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
3.2 External Bus Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.3 Central Processing Unit (CPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.4 Interrupt System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.5 Capture/Compare (CAPCOM) Units . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.6 PWM Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
3.7 General Purpose Timer (GPT) Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3.8 A/D Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3.9 Serial Channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
3.10 CAN-Module . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
3.11 Watchdog Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
3.12 Parallel Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3.13 Oscillator Watchdog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
3.14 Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.15 Special Function Registers Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
4 Electrical Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
4.1 General Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
4.2 DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.3 Analog/Digital Converter Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.4 AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.4.1 Definition of Internal Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
4.4.2 External Clock Drive XTAL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
4.4.3 Testing Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
4.4.4 External Bus Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
5 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
1 Summary of Features
High Performance 16-bit CPU with 4-Stage Pipeline
80/60 ns Instruction Cycle Time at 25/33 MHz CPU Clock
400/303 ns Multiplication (16 16 bits), 800/606 ns Division (32 / 16 bits)
Enhanced Boolean Bit Manipulation Facilities
Additional Instructions to Support HLL and Operating Systems
Register-Based Design with Multiple Variable Register Banks
Single-Cycle Context Switching Support
16 Mbytes Total Linear Address Space for Code and Data
1024 Bytes On-Chip Special Function Register Area
16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 40/30 ns
8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via
Peripheral Event Controller (PEC)
Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5),
via prescaler or via direct clock input
On-Chip Memory Modules
2 Kbytes On-Chip Internal RAM (IRAM)
2 Kbytes On-Chip Extension RAM (XRAM)
128/32 Kbytes On-Chip Mask ROM
On-Chip Peripheral Modules
16-Channel 10-bit A/D Converter with Programmable Conversion Time
down to 7.8 s
Two 16-Channel Capture/Compare Units
4-Channel PWM Unit
Two Multi-Functional General Purpose Timer Units with 5 Timers
Two Serial Channels (Synchronous/Asynchronous and
High-Speed-Synchronous)
On-Chip CAN Interface (Rev. 2.0B active) with 15 Message Objects
(Full CAN / Basic CAN)
Up to 16 Mbytes External Address Space for Code and Data
Programmable External Bus Characteristics for Different Address Ranges
Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit
Data Bus Width
Five Programmable Chip-Select Signals
Hold- and Hold-Acknowledge Bus Arbitration Support
Idle and Power Down Modes
Programmable Watchdog Timer and Oscillator Watchdog
Ordering Information
The ordering code for Infineon microcontrollers provides an exact reference to the
required product. This ordering code identifies:
the derivative itself, i.e. its function set, the temperature range, and the supply voltage
the package and the type of delivery.
For the available ordering codes for the C167CR please refer to the Product Catalog
Microcontrollers, which summarizes all available microcontroller variants.
Note: The ordering codes for Mask-ROM versions are defined for each product after
verification of the respective ROM code.
This document describes several derivatives of the C167 group. Table 1 enumerates
these derivatives and summarizes the differences. As this document refers to all of these
derivatives, some descriptions may not apply to a specific product.
For simplicity all versions are referred to by the term C167CR throughout this document.
1) The external connections of the C167CR in P-BGA-176-2 are referred to as pins throughout this document,
although they are mechanically realized as solder balls.
2.1 Introduction
The C167CR derivatives are high performance derivatives of the Infineon C166 Family
of full featured single-chip CMOS microcontrollers. They combine high CPU
performance (up to 16.5 million instructions per second) with high peripheral functionality
and enhanced IO-capabilities. They also provide clock generation via PLL and various
on-chip memory modules such as program ROM, internal RAM, and extension RAM.
XTAL1 Port 0
16 Bit
XTAL2
Port 1
RSTIN 16 Bit
RSTOUT Port 2
16 Bit
NMI
Port 3
EA 15 Bit
C167CR
READY Port 4
8 Bit
ALE Port 6
RD 8 Bit
WR/WRL Port 7
8 Bit
Port 5 Port 8
16 Bit 8 Bit
MCL04411
P1H.7/A15/CC27IO
P1H.6/A14/CC26IO
P1H.5/A13/CC25IO
P1H.4/A12/CC24IO
P0H.7/AD15
P0H.6/AD14
P0H.5/AD13
P0H.4/AD12
P0H.3/AD11
P0H.2/AD10
P0H.1/AD9
P1H.3/A11
P1H.2/A10
P1H.1/A9
P1H.0/A8
P1L.7/A7
P1L.6/A6
P1L.5/A5
P1L.4/A4
P1L.3/A3
P1L.2/A2
P1L.1/A1
P1L.0/A0
RSTOUT
XTAL1
XTAL2
RSTIN
NMI
VDD
VDD
VDD
VDD
VSS
VSS
VSS
VSS
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
P6.0/CS0 1 108 P0H.0/AD8
P6.1/CS1 2 107 P0L.7/AD7
P6.2/CS2 3 106 P0L.6/AD6
P6.3/CS3 4 105 P0L.5/AD5
P6.4/CS4 5 104 P0L.4/AD4
P6.5/HOLD 6 103 P0L.3/AD3
P6.6/HLDA 7 102 P0L.2/AD2
P6.7/BREQ 8 101 P0L.1/AD1
P8.0/CC16IO 9 100 P0L.0/AD0
P8.1/CC17IO 10 99 EA
P8.2/CC18IO 11 98 ALE
P8.3/CC19IO 12 97 READY
P8.4/CC20IO 13 96 WR/WRL
P8.5/CC21IO 14 95 RD
P8.6/CC22IO 15 94 VSS
P8.7/CC23IO 16 93 VDD
VDD 17 92 P4.7/A23
VSS 18 91 P4.6/A22/CAN1_TxD
P7.0/POUT0 19
C167CR 90 P4.5/A21/CAN1_RxD
P7.1/POUT1 20 89 P4.4/A20
P7.2/POUT2 21 88 P4.3/A19
P7.3/POUT3 22 87 P4.2/A18
P7.4/CC28IO 23 86 P4.1/A17
P7.5/CC29IO 24 85 P4.0/A16
P7.6/CC30IO 25 84 OWE
P7.7/CC31IO 26 83 VSS
P5.0/AN0 27 82 VDD
P5.1/AN1 28 81 P3.15/CLKOUT
P5.2/AN2 29 80 P3.13/SCLK
P5.3/AN3 30 79 P3.12/BHE/WRH
P5.4/AN4 31 78 P3.11/RxD0
P5.5/AN5 32 77 P3.10/TxD0
P5.6/AN6 33 76 P3.9/MTSR
P5.7/AN7 34 75 P3.8/MRST
P5.8/AN8 35 74 P3.7/T2IN
P5.9/AN9 36 73 P3.6/T3IN
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
P2.15/CC15IO/EX7IN/T7IN
P2.10/CC10IO/EX2IN
P2.11/CC11IO/EX3IN
P2.12/CC12IO/EX4IN
P2.13/CC13IO/EX5IN
P2.14/CC14IO/EX6IN
P5.10/AN10/T6EUD
P5.11/AN11/T5EUD
P5.14/AN14/T4EUD
P5.15/AN15/T2EUD
P2.8/CC8IO/EX0IN
P2.9/CC9IO/EX1IN
P5.12/AN12/T6IN
P5.13/AN13/T5IN
P3.4/T3EUD
P3.1/T6OUT
P3.2/CAPIN
P3.3/T3OUT
P2.0/CC0IO
P2.1/CC1IO
P2.2/CC2IO
P2.3/CC3IO
P2.4/CC4IO
P2.5/CC5IO
P2.6/CC6IO
P2.7/CC7IO
P3.0/T0IN
P3.5/T4IN
VSS
VDD
VSS
VSS
VDD
VDD
VAREF
VAGND
MCP04410
Note: The following behavioural differences must be observed when the bidirectional
reset is active:
Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared
automatically after a reset.
The reset indication flags always indicate a long hardware reset.
The PORT0 configuration is treated as if it were a hardware reset. In particular, the
bootstrap loader may be activated when P0L.4 is low.
Pin RSTIN may only be connected to external reset devices with an open drain output
driver.
A short hardware reset is extended to the duration of the internal reset sequence.
1 2 3 4 5 6 7 8 9 10 11 12 13 14
E V SS RST V SS E
P 5.1 5 P 5 .14 P 1 .15 P 1.1 4
IN
1 2 3 4 5 6 7 8 9 10 11 12 13 14
1) The external connections of the C167CR in P-BGA-176-2 are referred to as pins throughout this document,
although they are mechanically realized as solder balls.
Note: The following behavioural differences must be observed when the bidirectional
reset is active:
Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared
automatically after a reset.
The reset indication flags always indicate a long hardware reset.
The PORT0 configuration is treated as if it were a hardware reset. In particular, the
bootstrap loader may be activated when P0L.4 is low.
Pin RSTIN may only be connected to external reset devices with an open drain output
driver.
A short hardware reset is extended to the duration of the internal reset sequence.
3 Functional Description
The architecture of the C167CR combines advantages of both RISC and CISC
processors and of advanced peripheral subsystems in a very well-balanced way. In
addition the on-chip memory blocks allow the design of compact systems with maximum
performance.
The following block diagram gives an overview of the different on-chip components and
of the advanced, high bandwidth internal bus structure of the C167CR.
Note: All time specifications refer to a CPU clock of 33 MHz
(see definition in the AC Characteristics section).
Dual Port
Data
Internal
ROM 32 16
Instr. / Data CPU Data RAM
128/32 2 KByte
KByte
16
XRAM PEC Osc / PLL XTAL
External Instr. / Data
2 KByte
Interrupt Controller 16-Level
Priority WDT
16
Interrupt Bus
On-Chip XBUS (16-Bit Demux)
XBUS Control T4
16
Port 2
External Bus T5
Control T6
8 BRGen BRGen
Port 6
16 16 16 15 8 8
Note: When the on-chip CAN Module is to be used the segment address output on
Port 4 must be limited to 4 bits (i.e. A19 A16) in order to enable the alternate
function of the CAN interface pins. CS lines can be used to increase the total
amount of addressable external memory.
The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal.
These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer
(CP) register determines the base address of the active register bank to be accessed by
the CPU at any time. The number of register banks is only restricted by the available
internal RAM space. For easy parameter passing, a register bank may overlap others.
A system stack of up to 1024 words is provided as a storage for temporary data. The
system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the
stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly
compared against the stack pointer value upon each stack access for the detection of a
stack overflow or underflow.
The high performance offered by the hardware implementation of the CPU can efficiently
be utilized by a programmer via the highly efficient C167CR instruction set which
includes the following instruction classes:
Arithmetic Instructions
Logical Instructions
Boolean Bit Manipulation Instructions
Compare and Loop Control Instructions
Shift and Rotate Instructions
Prioritize Instruction
Data Movement Instructions
System Stack Instructions
Jump and Call Instructions
Return Instructions
System Control Instructions
Miscellaneous Instructions
The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes
and words. A variety of direct, indirect or immediate addressing modes are provided to
specify the required operands.
fCPU 2n : 1
Tx Interrupt
TxIN Input CAPCOM Timer Tx Request
Control (TxIR)
GPT2 Timer T6
Over/Underflow
CCxIO
Mode
16-Bit
Control
16 Capture Inputs Capture/ 16 Capture/Compare
(Capture
16 Compare Outputs Compare Interrupt Request
or
Registers
Compare)
CCxIO
fCPU 2n : 1
Ty Interrupt
Input CAPCOM Timer Ty Request
GPT2 Timer T6 Control (TyIR)
Over/Underflow
x = 0, 7
y = 1, 8
n = 3 10
T2EUD U/D
Interrupt
fCPU 2n : 1 T2 GPT1 Timer T2
Request
Mode
T2IN Control
Reload
Capture
Interrupt
fCPU n
2 :1 Request
Toggle FF
T3
T3IN Mode GPT1 Timer T3 T3OTL T3OUT
Control
U/D
T3EUD Other
Timers
Capture
Reload
T4IN T4
Mode
Control Interrupt
fCPU 2n : 1 GPT1 Timer T4
Request
T4EUD U/D
MCT02141
n = 3 10
Figure 7 Block Diagram of GPT1
With its maximum resolution of 8 TCL, the GPT2 module provides precise event control
and time measurement. It includes two timers (T5, T6) and a capture/reload register
(CAPREL). Both timers can be clocked with an input clock which is derived from the CPU
clock via a programmable prescaler or with external signals. The count direction
(up/down) for each timer is programmable by software or may additionally be altered
dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is
supported via the output toggle latch (T6OTL) of timer T6, which changes its state on
each timer overflow/underflow.
The state of this latch may be used to clock timer T5, and/or it may be output on pin
T6OUT. The overflows/underflows of timer T6 can additionally be used to clock the
CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The
CAPREL register may capture the contents of timer T5 based on an external signal
transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared
after the capture procedure. This allows the C167CR to measure absolute time
differences or to perform pulse multiplication without software overhead.
The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of
GPT1 timer T3s inputs T3IN and/or T3EUD. This is especially advantageous when T3
operates in Incremental Interface Mode.
T5EUD
fCPU 2n : 1 T5
Mode
T5IN Control U/D
Interrupt
GPT2 Timer T5
Request
Clear
Capture
Interrupt
T3 Request
MUX
CAPIN GPT2 CAPREL
CT3 Interrupt
Request
U/D
T6
Other
fCPU 2n : 1 Mode
Timers
Control
T6EUD
MCB03999
n=29
3.10 CAN-Module
The integrated CAN-Module handles the completely autonomous transmission and
reception of CAN frames in accordance with the CAN specification V2.0 part B (active),
i.e. the on-chip CAN-Module can receive and transmit standard frames with 11-bit
identifiers as well as extended frames with 29-bit identifiers.
The module provides Full CAN functionality on up to 15 message objects. Message
object 15 may be configured for Basic CAN functionality. Both modes provide separate
masks for acceptance filtering which allows to accept a number of identifiers in Full CAN
mode and also allows to disregard a number of identifiers in Basic CAN mode. All
message objects can be updated independent from the other objects and are equipped
for the maximum message length of 8 bytes.
The bit timing is derived from the XCLK and is programmable up to a data rate of
1 Mbit/s. The CAN-Module uses two pins of Port 4 to interface to an external bus
transceiver.
Note: When the CAN interface is to be used the segment address output on Port 4 must
be limited to 4 bits, i.e. A19 A16. This is necessary to enable the alternate
function of the CAN interface pins.
4 Electrical Parameters
Note: Stresses above those listed under Absolute Maximum Ratings may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in
the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
During absolute maximum rating overload conditions (VIN > VDD or VIN < VSS) the
voltage on VDD pins with respect to ground (VSS) must not exceed the values
defined by the absolute maximum ratings.
Operating Conditions
The following operating conditions must not be exceeded in order to ensure correct
operation of the C167CR. All parameters specified in the following sections refer to these
operating conditions, unless otherwise noticed.
Parameter Interpretation
The parameters listed in the following partly represent the characteristics of the C167CR
and partly its demands on the system. To aid in interpreting the parameters right, when
evaluating them for a design, they are marked in column Symbol:
CC (Controller Characteristics):
The logic of the C167CR will provide signals with the respective timing characteristics.
SR (System Requirement):
The external system must provide signals with the respective timing characteristics to
the C167CR.
4.2 DC Parameters
I [mA]
140
IDDmax
120
IDDtyp
100
80
60
IIDmax
IIDtyp
40
20
10 20 30 40 fCPU [MHz]
Sample time and conversion time of the C167CRs A/D Converter are programmable.
Table 14 should be used to calculate the above timings.
The limit values for fBC must not be exceeded when selecting ADCTC.
4.4 AC Parameters
fOSC
TCL
fCPU
TCL
Direct Clock Drive
fOSC
TCL
fCPU
TCL
Prescaler Operation
fOSC
TCL
fCPU
TCL MCT04338
upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins
P0.15-13 (P0H.7-5).
Table 15 associates the combinations of these three bits with the respective clock
generation mode.
Prescaler Operation
When prescaler operation is configured (CLKCFG = 001B) the CPU clock is derived from
the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of fCPU is half the frequency of fOSC and the high and low time of fCPU (i.e.
the duration of an individual TCL) is defined by the period of the input clock fOSC.
The timings listed in the AC Characteristics that refer to TCLs therefore can be
calculated using the period of fOSC for any TCL.
The timings listed in the AC Characteristics that refer to TCLs therefore must be
calculated using the minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCL is lower than
for one single TCL (see formula and Figure 11).
For a period of N TCL the minimum value is computed using the corresponding
deviation DN:
(N TCL)min = N TCLNOM - DN, DN [ns] = (13.3 + N 6.3) / fCPU [MHz], (1)
Max. jitter DN
30
10 MHz
26.5 This approximated formula is valid for
ns 1 N 40 and 10 MHz f CPU 33 MHz.
20
16 MHz
20 MHz
25 MHz
10
33 MHz
1
1 5 10 20 40 N
MCD04413
Direct Drive
When direct drive is configured (CLKCFG = 011B) the on-chip phase locked loop is
disabled and the CPU clock is directly driven from the internal oscillator with the input
clock signal.
The frequency of fCPU directly follows the frequency of fOSC so the high and low time of
fCPU (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock
fOSC.
The timings listed below that refer to TCLs therefore must be calculated using the
minimum TCL that is possible under the respective circumstances. This minimum value
can be calculated via the following formula:
TCLmin = 1/fOSC DCmin (DC = duty cycle) (2)
For two consecutive TCLs the deviation caused by the duty cycle of fOSC is compensated
so the duration of 2TCL is always 1/fOSC. The minimum value TCLmin therefore has to be
used only once for timings that require an odd number of TCLs (1, 3, ). Timings that
require an even number of TCLs (2, 4, ) may use the formula 2TCL = 1/fOSC.
t1 t3 t4
VIH2
0.5 VDD
VIL
t2
t OSC
MCT02534
2.4 V
1.8 V 1.8 V
Test Points
0.8 V 0.8 V
0.45 V
AC inputs during testing are driven at 2.4 V for a logic 1 and 0.45 V for a logic 0.
Timing measurements are made at VIH min for a logic 1 and VIL max for a logic 0.
MCA04414
For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs,
but begins to float when a 100 mV change from the loaded VOH / VOL level occurs (I OH / I OL = 20 mA).
MCA00763
tc9
tc7 tc8
tc5 tc6
CLKOUT
MCT04415
CLKOUT
Normal ALE
Extended ALE
tc 11 tc 11 tc 11
CSxL
tc 10 tc 10 tc17
A23-A0
Valid
BHE, CSxE
tc 13
tc 12 tc 19
WRL, WRH,
1)
WR, WrCS
tc10
tc20
tc21 tc18
2) 3)
MCTC MTTC
MCT04416
CLKOUT
Normal ALE
Extended ALE
tc 11 tc 11 tc 11
CSxL
A23-A0,
Valid
BHE, CSxE
tc13
tc12 tc13
RD,
1)
RdCS
tc15
tc14
D15-D0 Data IN
2) 3)
MCTC MTTC
MCT04417
CLKOUT
Normal ALE
Extended ALE
tc 11 tc 11
CSxL
tc 10 tc 10 tc 17
A23-A16
Valid
BHE, CSxE
tc 13
tc 12 tc 19
WRL, WRH,
1)
WR, WrCS tc 10
tc 10 tc 20
tc 21 tc 17 tc 18
AD15-AD0
Low Address Data OUT
(Normal ALE)
tc 10
tc 10 tc 20
tc 21 tc 17 tc 18
AD15-AD0
Low Address Data OUT
(Extended ALE)
2) 3)
MCTC MTTC
MCT04418
CLKOUT
Normal ALE
Extended ALE
tc 11 tc 11
CSxL
tc 10 tc 10 tc 17
A23-A16
Valid
BHE, CSxE
tc 13
tc 12 tc 13
RD,
1)
RdCS
tc 10 tc 20 tc 15
tc 21 tc 17
tc 14
AD15-AD0
Low Address Data IN
(Normal ALE)
tc 10 tc 20 tc 15
tc 21 tc 17
tc 14
AD15-AD0
Low Address Data IN
(Extended ALE)
2) 3)
MCTC MTTC
MCT04419
CLKOUT
tc 15
tc 14
D15-D0 Data IN
tc 10
tc 20
Command
1) 6)
(RD, WR)
tc 26 tc 26
tc 25 tc 25
Synchronous
5) 5)
READY
tc 27
tc 26 tc 26
tc 25 tc 25
Asynchronous
5) 5) 8)
READY
MCT04420
CLKOUT
tc 28
HOLD
tc 30
HLDA
1)
tc 29
BREQ 2)
tc 31
CS 3)
tc 33
Other
Signals
MCT04421
Notes
1. The C167CR will complete the currently running bus cycle before granting bus
access.
2. This is the first possibility for BREQ to get active.
3. The CS outputs will be resistive high (pull-up) after t33. Latched CS outputs are driven
high for 1 TCL before the output drivers are switched off.
CLKOUT 5)
tc 28
HOLD
tc 30
HLDA
tc 29 tc 29 tc 29
BREQ 4)
tc 32
CS
tc 34
Other
Signals
MCT04422
Notes
4. This is the last chance for BREQ to trigger the indicated regain-sequence. Even if
BREQ is activated earlier, the regain-sequence is initiated by HOLD going high.
Please note that HOLD may also be deactivated without the C167CR requesting the
bus.
5. The next C167CR driven bus cycle may start here.
Read
Data output valid delay after address latched t43 CC 40 ns
Data turn off delay after RD rising edge t44 CC 1 14 ns
Write data setup time before WR rising edge t45 SR 10 ns
Write data hold time after WR rising edge t46 SR 2 ns
Write
t40 t41
Address
t47 t48
Command
(RD, WR)
t46
t45
Write Data
t43
t42 t44
Read Data
MCT04423
5 Package Outlines
2.75 MAX.
0.25 MIN.
2.4 -0.1
0.15 +0.08
-0.02
7 MAX.
H
31.2
0.2 A-B D 4x
28 1)
0.2 A-B D H 4x
D
A B
28 1)
31.2
144
1 x 45 1
Index Marking
1) Does not include plastic or metal protrusion of 0.25 max. per side
GPM05248
You can find all of our packages, sorts of packing and others in our
Infineon Internet Page Products: http://www.infineon.com/products. Dimensions in mm
13 x 1 = 13
A14
A1
13 x 1 = 13
1
1
P1
2 MAX.
(0.8)
(0.56)
0.4 0.1
A
15 0.2
13 1
You can find all of our packages, sorts of packing and others in our
Infineon Internet Page Products: http://www.infineon.com/products. Dimensions in mm