Analysis and Design of Power Gated Low-Power, High Performance Latch Dynamic Double-Tail Comparator

International Journal on Recent and Innovation Trends in Computing and Communication ISSN: 2321-8169
Volume: 5 Issue: 6 786 793

_______________________________________________________________________________________________
Analysis and Design of Power Gated Low-Power, High Performance Latch

Dynamic Double-Tail Comparator
Ramprakash Gupta Mr. Charanjeet Singh

M.Tech Scholar Assistant Professor
ECE Department ECE Department
DCRUST,Murthal,Sonepat DCRUST,Murthal,Sonepat
ramprakashgupta88@gmail.com dcrustcharanjeet@gmail.com
Abstract: This paper introduces an elite, low power dynamic hook comparator making utilization of energy gating system with the end goal of
diminished power. The comparator has dependably been a heart of simple to advanced converters in VLSI circuits. The lessening in power
utilization of comparator eventually diminishes the power utilization in ADC squares. The proposed configuration has been recreated on Tanner
EDA at 180nm TSMC and accomplished up to 15% diminishment in power and 71% lessening on kickback clamour from the traditional plans
and in view of the present outcomes and investigation. A new low power, elite comparator is proposed, where the circuit of a dynamic twofold
tail comparator with power gating procedure is altered for low-power and quick operation even in little supply voltages. With no troubles in
circuit plan and by including couple of transistors, the positive criticism amid the recovery is reinforced, which brings about amazingly lessened
defer time. Post-design re-enactment brings about a 180nm CMOS innovation gave the examination comes about successfully. It is
demonstrated that in the proposed dynamic comparator both the power utilization, defer time, kickback noise is altogether decreased.
Keywords:Double-tail comparator, dynamic clocked comparator, high-speed analog-to-digital converters (ADCs), power gate technique.
__________________________________________________*****_________________________________________________
I. INTRODUCTION procedure and diverse double oxide process can deal with high
voltage application to address low voltage difficulties comes about.
1.1 OVERVIEW What's more, power gating method utilized as a part of
A comparator is a gadget that takes a gander at two voltages or incorporated circuit configuration to lessen control utilization by
streams and yields a propelled hail demonstrating which is stopping the current to square of the circuit which are not being
bigger.Comparator is a circuit that complexities one basic banner used. Notwithstanding lessening stand by or spillage control,
and another straightforward banner or a reference voltage and control gating has advantage of empowering Iddq testing.
yields a Comparator is a circuit that complexities one basic banner In this paper displays a superior, low power dynamic lock
and another straightforward banner or a reference voltage and comparator making use of energy gating system with the end goal
yields a [1]twofold banner in perspective of the connection and of lessened power. The comparator has dependably been a heart of
tackles two phases: reset and get back organize. It is an very simple to advanced converters in VLSI circuits. The lessening in
essential portion of a simple to analog to digital converter (ADC). power utilization of comparator at last decreases the power
It is simply computerized logical converter is a gadget that changes utilization in ADC pieces. The proposed configuration has been
on acontinual physical value (typically voltage) to a propelled mimicked on Tanner EDA at 180nm TSMC and accomplished up
number. These changesinclude quantization of data information, so to 15% diminishment in power and 71% decrease on kickback
it essentially requirement a little measure of mistake. It is an clamour from the traditional plans and in light of the present
advanced iterative technique. The regressive operation is outcomes and investigation. This adjustment consequence of
performed by a progressed to straightforward converter (DAC). twofold tail lock comparator result are significant compelling and
Comparator is primary segment circuit which are utilized for productive when we contrasted and traditional elements
planning several rapid of simple to advanced converter(ADC), for comparator and twofold tail elements comparator.
example, streak ADCs. Rapid comparator in CMOS innovation
endure with low supply voltage particularly when limit voltage 1.2 LOWVOLTAGE OPERATIONAL AMPLIFIER
which is not scaled at low same advancement as supply voltage of
cutting edge present day CMOS innovation. Henceforth rapid A standout amongst the most essential fundamental working in
comparator with least kickback commotion are additionally testing simple and blending mode circuit is the operational intensifier. In a
when give low voltage. We can state that comparator with rapid low voltage(LV) operation amp, the base supply esteem is forced
required increasingly transistor are required which will expended by the differential match the information organize and is equivalent
more power. Thus lessening for power utilization and expanding to the edge voltage (Vth) in addition to two overdrive voltage (VD
rate of comparator, we will have utilized distinctive strategy, for sat). In run of the mill CMOS Forms, this esteem ends up being
example, supply help system, current mode plan and power gating around 1V. Then again, the deep constraint of differential combine
786
IJRITCC | June 2017, Available @ http://www.ijritcc.org
_______________________________________________________________________________________
_______________________________________________________________________________________________
is the lessened information regular mode run (ICMR). Keeping in II. EXISTING SYSTEM ANALYSIS
mind the end goal to keep up the supply necessity of the
information organize, both information terminal of the operation 2.1 SINGLE TAIL COMPARATOR
amp must work with potential near one of the supply rails. To Timed regenerative comparators have observed extensive programs
conquer this restriction, a few plans for discrete time operation in a few speedy ADCs since they can settle on brisk options due to
with a solitary supply down to !1V and expansive voltage yield the steady positive enter inside the regenerative hook. The
flag swings have been as of late detailed. The exchanged operation schematic diagram of the conventional dynamic comparator
amp strategy has been appeared to be encouraging minimal effort extensively used as a part of A/D converters, with excessive
answer for acknowledge exchanged capacitor circuit in standard information impedance, rail-to-rail produce swing, and no static
CMOS handle. The SO takes out basic MOS switches that set the power used. During the reset stage while CLK = 0 and M tail is off,
greatest supply voltage to permit voltage sub 1V operational of the reset transistors (M7M8) pull both yield hubs Outn and Outp to
circuit and does not have an unwavering quality issue. Since a Timed regenerative comparators have found wide applications in
couple of changes have proposed to enhance the execution of the some rapid ADCs in view that they can determine brief selections
SO procedure in term of operation speed and similarity with due to the solid tremendous input inside the regenerative hook. The
existing circuit. schematic chart of the everyday dynamic comparator broadly
1.3 DYNAMIC LATCHED COMPARATOR applied as part of A/D converters, with excessive data impedance,
rail-to-rail yield swing, and no static strength usage. Amid the reset
The dynamic hooked comparator is produced from degree when CLK = 0 and M tail is off, reset transistors (M7M8)
levels. the main stage is the interface set up which comprises of the pull both yield hubs Outn and Outp to Vdd.
full-size range of transistors other than two cross coupled inverters.
The later stage is defined as the regenerative stage. This consists of
two go-coupled inverters, wherein every data which associated
with the yield of the alternative. it works in first stages (Interface
degree and a couple of) Regeneration stage. It contains of single
NMOS tail transistor associated with ground. At the point while
clock is at zero logic that is low. Tail transistor is off and relying
upon vice president and Vn yield compasses to supply voltage V dd
or Ground. on the factor when clock is at one logic that is
high1.Tail transistor is conducting that is on and both the yields
releases to ground. there's diminishment of each strength and
postponement in unique hooked comparator circuit over the
twofold tail locked and pre-speaker based totally timed
comparators. Twofold tail hooked comparator has much less
electricity utilization but low velocity due to greater transistor tally
and pre-intensifier based totally timed comparator has speedy
resulting from much less transistor tally however manage usage is
more because it utilizes an intensification set up, it devours static
energy amid the enhancement time frame but, for the reason that
pre-intensifier based timed comparator is to work at high
recurrence, the power usage of the pre enhancer primarily based
timed comparator ends up fantastically equivalent to the twofold
tail comparator .consequently the execution of the pre-speaker
Figure1: Single Tail Comparator
based totally timed comparator is confined by means of the static
strength dispersal inside the assessment degree. Yield voltages (Outp, Outn), which had been pre-charged to VDD,
begin to release with various releasing rates relying upon the
1.4 CLOCKED REGENERATIVE COMPARATORS
comparing input voltage (INN/INP). Accepting the situation where
Coordinated regenerative comparators have recognised huge VINP>VINN, Outp releases quicker than Outn, if VINP< VINN
application in some rapid ADCs since they would settle be able to outn releases speedier than outp.
on speedy decision due to the strong positive feedback in the
2.2 CONVENTIONAL DYNAMIC COMPARATOR
regenerative lock. extensive tests and analysis have been displayed,
which investigate the execution of these comparators from various The schematic chart of the regular dynamic comparator broadly
test of points, for example, uproar, counterbalance and irregular utilized as a part of A/D converters, with high information
decision-making mistakes, and kick-back noise. In this segment, an impedance, rail-to-rail yield swing, and no static power utilization.
extensive defer examination is introduced; the postpone time of The operation of the comparator is as per the following. Amid the
two regular designs, i.e., traditional dynamic comparator and reset stage at the point when CLK = 0 and M-tail is off, reset
customary dynamic twofold Tail comparator are investigated, on transistors (M7M8) pull both yield hubs Outn and Outp to VDD
the basis these designs and structure which proposed comparator to characterize a begin condition and to have a legitimate
which will be displayed. consistent level amid reset
787
_______________________________________________________________________________________
_______________________________________________________________________________________________
Figure2: Double tail dynamic Comparator
Amid the basic leadership stage the hubs fn and fp are pre-charged
to VDD and it begins its diverse releasing. When the comparator
Figure2: Conventional Dynamic Comparator identifies that one of the fn/fp is releasing speedier, control
transistor will expand the voltage distinction.
inside the correlation degree, when CLK = VDD, transistors M7
and M8 are off, and M-tail is on. Yield voltages (Outp, Outn), III. PROPOSED SYSTEM ANALYSIS
which had been pre-charged to VDD, begin to release with 3.1 Electricity Gated Low strength high overall performance
numerous liberating fees depending upon the pertaining to enter Dynamic Latch Comparator .The schematic and simulated
voltage (motel/INP). Accepting the state of affairs in which VINP> waveforms of the proposed comparator are shown in Fig 2 and
VINN, Outp releases faster than Outn, consequently whilst Outp three. The circuit is designed and simulated with TANNER EDA
(released by transistor M2 deplete contemporary), tumbles right the use of 180nm technology document and the design and
down to VDD earlier than Outn (released with the aid of simulation conditions are VDD=1.8VTherefore, the proposed
transistor M1 deplete cutting-edge), the evaluating PMOS comparator gives higher data balance trademark and faster
transistor (M5) will switch on beginning the hook recuperation operation however the advantages of those comparators, for
delivered on by consecutive inverters (M3, M5 and M4, M6). instance, much less kickback commotion, decreased clock load and
hence, Outn pulls to VDD and Outp releases to ground. at the off expulsion of the planning prerequisite amongst CLK and CLK'
chance that VINP< VINN, the circuits paintings the other way over a huge regular mode and deliver voltage cross. For its
round. operation, amid the reset level, while CLK=zero,M-tail1 &M-tail2
are off, M3 and M4 transistors gets on and fee the fp and fn hubs to
2.3 Double Tail Dynamic Comparator: Vdd, amid this time Mc1 and Mc2 transistors are cut off. at that
point
The twofold tail comparator design is utilized as a part of low
voltage applications as a result of its better execution in defer
diminishment.
Operation:
The schematic graph of twofold tail comparator. The operation of

the twofold tail comparator happens in two stage which are reset
stage and basic leadership stage. Amid reset stage CLK=0, Mtail1
and Mtail2 are in off state, M3 and M4 are in on state which pulls
both the hubs fn and fp to VDD. so as per the information assume
VINp>VINn, at that point fn drops quicker than fp. For whatever
length of time that fn keeps falling, the relating PMOS control
transistor begins to turn on, pulling fp hub back to VDD. In this
way, another control transistor (Mc2) stays off, enabling fn to be
released totally. The control transistor Mc1 is on when Mc2 is
grounded which brings about static power utilization so two more
switches (Msw1 and Msw2) are included.
Figure 3. Schematic of Proposed Comparator
788
_______________________________________________________________________________________
_______________________________________________________________________________________________
Amid the basic 1eadership stage, when CLK=Vdd, M-tail1& M- PARAMETERS BASED PAPER PROPOSED
tail2 Transistors are on and M-three&M-four transistors are off. DOUBLE TAIL DOUBLE TAIL
"closer to the start of level the Mc1 &Mc2 transistors are still off. COMPARATOR DYNAMIC
As indicated by statistics voltage the fp and fn hubs start releasing COMPARATOR
with diverse costs". on the off threat that VINp>VINn, at that TECHNOLOGY 180nm 180nm
factor fp hub launch quicker than fn hub, which reasons the Mc2 APPLIED 0.8V 0.8
transistor activate, revive fp hub to Vdd and Mc2 transistor will VOLTAGE
hold on being in off role and the alternative manner around. within POWER(nw) 904.58 761.48
the proposed idea, one of the manage transistorsMc1 turns on, a DELAY(OUT) 1.1577 0.8811
contemporary from Vdd is attracted to floor Mc1, M1, Msw1, (ns)
Mtail1which prompts static strength utilization. certainly, even the DELAY(OUT) 1.1280 0.8749
replacing transistor Msw1 cannot completely lessen the issue of (ns)
static energy utilization. utilizing the electricity gating strategy in PDP(OUTP)(fj) 1.04752 0.6709
which domino rationale fashion is completed. This structure PDP(OUTN)(fj) 1.2040 0.6662
backings to tug the fp hub up to Vdd and release the fn hub ENERGY 72.36 60.91
completely& the alternative way round. in this shape, the
KICKBACK 14 4
electricity gating device and utilization of domino intent fashion
NOISE(mv)
decrease the general electricity usage.
TABLE 1 IV. EXPERIMENTS RESULTS
Comparison of double tail comparator with cascaded double In order to compare the proposed comparator with the double
tail comparator conclusion comparator and cascaded twice tail comparator
4.1 DOUBLE TAIL COMPARATOR
Figure 4. Analysis of Power, Power Delay product and Energy
789
_______________________________________________________________________________________
_______________________________________________________________________________________________
Figure 5: Performance Of Kickback Noise
Figure 6: Wave Form Of Circuit
790
_______________________________________________________________________________________
_______________________________________________________________________________________________
4.2 PROPOSED CASECADED DOUBLETAIL COMPARATOR
Figure 7:Analysis of Power, Power Delay product and Energy
Figure 8:Performance Of Kickback Noise
791
_______________________________________________________________________________________
_______________________________________________________________________________________________
Figure 9:Wave Form of The Circuit
V. CONCLUSION AND FUTURE WORK Moreover, kickback commotion cancelation systems can be
Another dynamic locked comparator which demonstrates brings considered for further lessening of the kickback clamour voltage".
down power utilization and rapid than the customary dynamic
REFERENCES
hooked comparator has been composed". With two extra inverters
embedded between the info and yield phase of the customary [1] Samanehbabayan-mashhadi, Reza lotfi,2014, Analysis and
twofold tail dynamic comparator, the increase going before the Design of a low voltage and low powerDouble tail
regenerative hook stage was enhanced and the integral adaptation comparator ,IEEEJournal of solid state circuits, Vol.22,
of the yield lock organize, which has greater yield drive current Feburary 2014,pp.344-352.
capacity at a similar region, was executed. Since comparators have [2] SaraengKazeminia, MortezaMousazadeh, Khayro11ah
just" two yield expresses, their yields are close to zero or close to Hadidi and AbdollahKhoei, 2015 ,speedy Low-Power
the supply voltage. The proposed" completely powerful locked Single-Stage Latched-Comparator with enhancedgrow and
comparator can be advanced for either the base kickback inducementblareelimination, IEEE Journal of solid state
commotion voltage or the greatest load drivability at a restricted circuits, Vol.2, pp.216-219".
range as indicated by the outline detail," looking for the most [3] Swetashahu, December 2013",presentation of a low-
reasonable application can be one subject for the future works. kickback noise latch comparator for High speed analog to
digital designs in International Journal of Electronics
792
_______________________________________________________________________________________
_______________________________________________________________________________________________
Communication & Instrumentation Engineering Research
and Deve1opment."Vol. 2, pp. 44-56"."
[4] Raja Mod. Noor Hafezi Raja Daud, Mamun Bin
IbneReaz, and Labonnah Farzana Rahman, November
2015,propose and investigation of Low Power and High
Speed energetic Latch Comparator in 0.19m CMOS
procedure, International Journal of Information and
Electronics Engineering,"Vol. 2, pp. 944-947"."
[5] A. Boni&C.Moranedi, January 2013, High speed, low
power Bi-CMOS Comparator using a pMOS variable load,
IEEE Journal of solid state circuits. v0l. 33,no.1, pp. 142-
146 .
[6] BehzadRazavei, Bruce A. Woley, december2014, Design
Techniques for High-Speed, High-Resolution Comparators,
IEEE Journal of solid-state circuits. vol. 27,no.12, pp. 1916-
1926 .
[7] M. Maymandi-Nejad& M. Sachdev, Jan.2015, 1-bit
quantiser with rail t0 rail input range for sub-1V modulators,
IEEE Electron. Lett., "vol. 39, no. 12, pp. 894895".
[8] R. Lotfi , M. Taherzadeh-Sani, M. YaserAzizi, & O.
Shoaei, 2014 , A 1-V Mosfet -Only Fully-Differential
Dynamic Comparator f0r use in l0w voltage Pipelined A/D
C0nverters, IEEE J. Signals," Circuits, and systems vol. 2,
pp. 377380. 2003".
[9] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel,
Jul.2014,Yield and speed optimization 0f a latch-type
v0ltage sense amplifier, IEEE J. hard-State Circuits, vol. 39,
n0.7,pp.11481158.
[10] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazeaki, T.-S.
Chaung, J. Ogawa, N. Tzaertzenis, W. W. Walker, and T.
Kur0da, Aug.2015.40Gb/s CMOS cl0cked c0mparator with
bandwidth modulation technique, IEEE J. Solid-State
Circuits, vol. 40, no. 8, pp. 16811687.
[11] P. M. Figueredo & J. C. Vitael, Jul. 2016, value noise
decreasemethod for CMOS latched comparators, IEEE
Trans. Circuits Syst. II, Exp.Briefs, "vol. 53, no. 7, pp. 541
545".
[12] A.Nikozadeh& B. Murmann, An study of latched
comparator balance due to consignment capacitor difference,
IEEE Trans. Circuits System. II, Exp. Briefs, vol. 53, no. 12,
pp. "13981401,Dec.2016
793
_______________________________________________________________________________________

Analysis and Design of Power Gated Low-Power, High Performance Latch Dynamic Double-Tail Comparator

Caricato da

Informazioni sul documento

Copyright

Formati disponibili

Condividi questo documento

Condividi o incorpora il documento

Opzioni di condivisione

Hai trovato utile questo documento?

Questo contenuto è inappropriato?

Copyright:

Formati disponibili

Analysis and Design of Power Gated Low-Power, High Performance Latch Dynamic Double-Tail Comparator

Caricato da

Copyright:

Formati disponibili

International Journal on Recent and Innovation Trends in Computing and Communication ISSN: 2321-8169

Volume: 5 Issue: 6 786 793

Analysis and Design of Power Gated Low-Power, High Performance Latch

Ramprakash Gupta Mr. Charanjeet Singh

Figure2: Double tail dynamic Comparator

The schematic graph of twofold tail comparator. The operation of

TABLE 1 IV. EXPERIMENTS RESULTS

4.1 DOUBLE TAIL COMPARATOR

Figure 4. Analysis of Power, Power Delay product and Energy

Figure 5: Performance Of Kickback Noise

Figure 6: Wave Form Of Circuit

Figure 7:Analysis of Power, Power Delay product and Energy

Figure 8:Performance Of Kickback Noise

Figure 9:Wave Form of The Circuit

Potrebbero piacerti anche