Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Hex Inverter
The MC14069UB hex inverter is constructed with MOS Pchannel
and Nchannel enhancement mode devices in a single monolithic
structure. These inverters find primary use where low power
dissipation and/or high noise immunity is desired. Each of the six
inverters is a single stage to minimize propagation delays.
http://onsemi.com
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two LowPower TTL Loads or One LowPower MARKING
Schottky TTL Load Over the Rated Temperature Range DIAGRAMS
Triple Diode Protection on All Inputs 14
1
14
SOIC14
14069U
MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.) D SUFFIX AWLYWW
CASE 751A
Symbol Parameter Value Unit
1
VDD DC Supply Voltage Range 0.5 to +18.0 V 14
Vin, Vout Input or Output Voltage Range 0.5 to VDD + 0.5 V TSSOP14 14
(DC or Transient) DT SUFFIX 069U
Iin, Iout Input or Output Current 10 mA CASE 948G ALYW
(DC or Transient) per Pin
1
PD Power Dissipation, 500 mW 14
per Package (Note 3.)
SOEIAJ14
MC14069U
TA Ambient Temperature Range 55 to +125 C F SUFFIX
CASE 965 AWLYWW
Tstg Storage Temperature Range 65 to +150 C
1
TL Lead Temperature 260 C
(8Second Soldering) A = Assembly Location
WL or L = Wafer Lot
2. Maximum Ratings are those values beyond which damage to the device
YY or Y = Year
may occur.
3. Temperature Derating: WW or W = Work Week
Plastic P and D/DW Packages: 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high ORDERING INFORMATION
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this Device Package Shipping
highimpedance circuit. For proper operation, Vin and Vout should be constrained
to the range VSS v (Vin or Vout) vVDD.
MC14069UBCP PDIP14 2000/Box
Unused inputs must always be tied to an appropriate logic voltage level (e.g., MC14069UBD SOIC14 2750/Box
either VSS or VDD). Unused outputs must be left open.
MC14069UBDR2 SOIC14 2500/Tape & Reel
PIN ASSIGNMENT
IN 1 1 14 VDD
OUT 1 2 13 IN 6
IN 2 3 12 OUT 6
OUT 2 4 11 IN 5
IN 3 5 10 OUT 5
OUT 3 6 9 IN 4
VSS 7 8 OUT 4
5 6 INPUT* OUTPUT
9 8
11 10 VSS
*Double diode protection on all
13 12 inputs not shown.
20 ns 20 ns
VDD
VDD
14 90%
PULSE OUTPUT INPUT 50%
10% VSS
GENERATOR INPUT tPHL tPLH
7 VSS CL 90% VOH
OUTPUT 50%
10% VOL
tTHL tTLH
http://onsemi.com
2
MC14069UB
Symbo VDD
55_C 25_C 125_C
Characteristic l Vdc Min Max Min Typ (4.) Max Min Max Unit
Output Voltage 0 Level VOL 5.0 0.05 0 0.05 0.05 Vdc
Vin = VDD 10 0.05 0 0.05 0.05
15 0.05 0 0.05 0.05
Vin = 0
1 Level VOH 5.0
10
4.95
9.95
4.95
9.95
5.0
10
4.95
9.95
Vdc
15 14.95 14.95 15 14.95
Input Voltage 0 Level VIL Vdc
(VO = 4.5 Vdc) 5.0 1.0 2.25 1.0 1.0
(VO = 9.0 Vdc) 10 2.0 4.50 2.0 2.0
(VO = 13.5 Vdc) 15 2.5 6.75 2.5 2.5
1 Level VIH Vdc
(VO = 0.5 Vdc) 5.0 4.0 4.0 2.75 4.0
(VO = 1.0 Vdc) 10 8.0 8.0 5.50 8.0
(VO = 1.5 Vdc) 15 12.5 12.5 8.25 12.5
Output Drive Current IOH mAdc
(VOH = 2.5 Vdc) Source 5.0 3.0 2.4 4.2 1.7
(VOH = 4.6 Vdc) 5.0 0.64 0.51 0.88 0.36
(VOH = 9.5 Vdc) 10 1.6 1.3 2.25 0.9
(VOH = 13.5 Vdc) 15 4.2 3.4 8.8 2.4
(VOL = 0.4 Vdc)
(VOL = 0.5 Vdc)
Sink IOL 5.0
10
0.64
1.6
0.51
1.3
0.88
2.25
0.36
0.9
mAdc
(VOL = 1.5 Vdc) 15 4.2 3.4 8.8 2.4
0.1 0.00001 0.1 1.0 Adc
Input Current Iin 15
Input Capacitance Cin 5.0 7.5 pF
(Vin = 0)
Quiescent Current
(Per Package)
IDD 5.0
10
0.25
0.5
0.0005
0.0010
0.25
0.5
7.5
15
Adc
15 1.0 0.0015 1.0 30
Total Supply Current (5.) (6.) IT = (0.3 A/kHz) f + IDD/6 Adc
IT 5.0
(Dynamic plus Quiescent, 10 IT = (0.6 A/kHz) f + IDD/6
Per Gate) (CL = 50 pF) 15 IT = (0.9 A/kHz) f + IDD/6
Output Rise and Fall Times (5.) tTLH, ns
(CL = 50 pF) tTHL 5.0 100 200
tTLH, tTHL = (1.35 ns/pF) CL + 33 ns 10 50 100
tTLH, tTHL = (0.60 ns/pF) CL + 20 ns 15 40 80
tTLH, tTHL = (0.40 ns/pF) CL + 20 ns
(CL = 50 pF)
Propagation Delay Times (5.)
tPLH,
tPHL
ns
tPLH, tPHL = (0.90 ns/pF) CL + 20 ns 5.0 65 125
tPLH, tPHL = (0.36 ns/pF) CL + 22 ns 10 40 75
tPLH, tPHL = (0.26 ns/pF) CL + 17 ns 15 30 55
4. Data labelled Typ is not to be used for design purposes but is intended as an indication of the ICs potential performance.
5. The formulas given are for the typical characteristics only at 25_C.
http://onsemi.com
3
MC14069UB
PACKAGE DIMENSIONS
P SUFFIX
PLASTIC DIP PACKAGE
CASE 64606
ISSUE M NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
14 8 2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
B FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
1 7 5. ROUNDED CORNERS OPTIONAL.
INCHES MILLIMETERS
A DIM MIN MAX MIN MAX
A 0.715 0.770 18.16 18.80
F L B 0.240 0.260 6.10 6.60
C 0.145 0.185 3.69 4.69
D 0.015 0.021 0.38 0.53
N F 0.040 0.070 1.02 1.78
C G 0.100 BSC 2.54 BSC
H 0.052 0.095 1.32 2.41
T J 0.008 0.015 0.20 0.38
K 0.115 0.135 2.92 3.43
SEATING
PLANE L 0.290 0.310 7.37 7.87
K J M 10_ 10_
H G D 14 PL M N 0.015 0.039 0.38 1.01
0.13 (0.005) M
http://onsemi.com
4
MC14069UB
PACKAGE DIMENSIONS
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751A03
ISSUE F
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
A Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
14 8 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
B P 7 PL 5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
1 7
0.25 (0.010) M B M PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
MILLIMETERS INCHES
G R X 45 _ F DIM MIN MAX MIN MAX
C A 8.55 8.75 0.337 0.344
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
T F 0.40 1.25 0.016 0.049
K M J G 1.27 BSC 0.050 BSC
SEATING D 14 PL
PLANE J 0.19 0.25 0.008 0.009
0.25 (0.010) M T B S A S K 0.10 0.25 0.004 0.009
M 0_ 7_ 0_ 7_
P 5.80 6.20 0.228 0.244
R 0.25 0.50 0.010 0.019
http://onsemi.com
5
MC14069UB
PACKAGE DIMENSIONS
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948G01
ISSUE O
V K1 DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200
B 4.30 4.50 0.169 0.177
J J1 C 1.20 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
SECTION NN G 0.65 BSC 0.026 BSC
H 0.50 0.60 0.020 0.024
J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
C W K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
0.10 (0.004) L 6.40 BSC 0.252 BSC
M 0_ 8_ 0_ 8_
T SEATING D G H DETAIL E
PLANE
http://onsemi.com
6
MC14069UB
PACKAGE DIMENSIONS
F SUFFIX
PLASTIC EIAJ SOIC PACKAGE
CASE 96501
ISSUE O NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE
14 8 LE MOLD FLASH OR PROTRUSIONS AND ARE
MEASURED AT THE PARTING LINE. MOLD FLASH
Q1 OR PROTRUSIONS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
E HE M_ 4. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT
INCLUDE DAMBAR PROTRUSION. ALLOWABLE
1 7 L DAMBAR PROTRUSION SHALL BE 0.08 (0.003)
TOTAL IN EXCESS OF THE LEAD WIDTH
DETAIL P DIMENSION AT MAXIMUM MATERIAL CONDITION.
Z DAMBAR CANNOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE
D BETWEEN PROTRUSIONS AND ADJACENT LEAD
TO BE 0.46 ( 0.018).
VIEW P
A MILLIMETERS INCHES
e DIM MIN MAX MIN MAX
c A 2.05 0.081
A1 0.05 0.20 0.002 0.008
b 0.35 0.50 0.014 0.020
c 0.18 0.27 0.007 0.011
b A1 D 9.90 10.50 0.390 0.413
E 5.10 5.45 0.201 0.215
0.13 (0.005) M 0.10 (0.004) e 1.27 BSC 0.050 BSC
HE 7.40 8.20 0.291 0.323
0.50 0.50 0.85 0.020 0.033
LE 1.10 1.50 0.043 0.059
M 0_ 10 _ 0_ 10 _
Q1 0.70 0.90 0.028 0.035
Z 1.42 0.056
http://onsemi.com
7
MC14069UB
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be
validated for each customer application by customers technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
EUROPE: LDC for ON Semiconductor European Support JAPAN: ON Semiconductor, Japan Customer Focus Center
German Phone: (+1) 3033087140 (MF 1:00pm to 5:00pm Munich Time) 4321 NishiGotanda, Shinagawaku, Tokyo, Japan 1418549
Email: ONlitgerman@hibbertco.com Phone: 81357402745
French Phone: (+1) 3033087141 (MF 1:00pm to 5:00pm Toulouse Time) Email: r14525@onsemi.com
Email: ONlitfrench@hibbertco.com
English Phone: (+1) 3033087142 (MF 12:00pm to 5:00pm UK Time) ON Semiconductor Website: http://onsemi.com
Email: ONlit@hibbertco.com
EUROPEAN TOLLFREE ACCESS*: 0080044223781 For additional information, please contact your local
*Available from Germany, France, Italy, England, Ireland Sales Representative.
http://onsemi.com MC14069UB/D
8