ABSTRACT

This paper presents a prototype sensor network for monitoring

urban traffic. The sensor network node, equipped with a low-resolution

camera, observes the street and detects moving objects. Object detection

is based on the custom video segmentation algorithm, using dual

background subtraction, edge detection and shadow detection, running on

dedicated multi-processor SOC hardware. The number and the speed of

the detected objects are transmitted using a low-power license-free radio

transceiver to another neighboring node. All the nodes create a self-

organized network, data are aggregated at the nodes and passed further to

the nodes closer to data sinks. Finally, information about the traffic flow

is collected from the sinks and visualized on a PC. The prototype sensor

network node has been realized in two versions: FPGA and ASIC. The

ASIC version can be powered from a photovoltaic solar panel. Apart from

collecting traffic data, the proposed sensor network can gather

environmental data, such as the temperature, the acoustic noise or the

intensity of the sunlight.

i
 ACKNOWLEDGEMENT

First and foremost I place this term paper on the feet of the GOD
ALMIGHTY who is the power of strength in each step of the progress towards
its successful completion.

I would like to express my sense of profound gratitude and indebtedness

to, Head of the department, Electronics and Communication Engineering for
his invaluable suggestions and timely supervision.

I would like to thank our respected, Assistant Professor, Electronics and

Communication Engineering for rendering all the support to do the project.

I also extend my heartfelt thanks to all the staff members of Electronics

and Communication Engineering Department who have rendered their valuable
help in preparing this term paper.

Register no:

TABLE OF CONTENTS

CHAPTER No. TITLE PAGE No.

ii
 ABSTRACT iii
LIST OF TABLES vi
LIST OF FIGURES vii
LIST OF ABBREVIATIONS viii

1 INTRODUCTION 1
1.1 SIGNIFICANCE 2
1.2 CHAPTER ORGANIZATION 2

2 CONCEPTUAL DIAGRAM OF SENSOR 3

NETWORK

3 MOVING OBJECT DETECTION 5

3.1 LOW LEVEL IMAGE PROCESSING 5
3.1.1 Background Generation Blocks 7
3.1.2 Edge Detection 8
3.1.3 Shadow and Highlight Detection 8
3.1.4 Final Processing Block 8
3.2 HIGH-LEVEL TRACKING 9

4 DATA TRANSFER IN THE SENSOR NETWORK 16

4.1 TRANSMISSION TIME 17
4.2 BEACON 18
4.3 STARTUP AND DISCOVERY OF THE 18
NEIGHBORS
4.4 DATA PROTECTION 19

5 HARDWARE REALIZATION OF THE SENSOR 21

NETWORK

5.1 BLOCK DIAGRAM OF THE SENSOR 21

NETWORK NODES
5.2 HARDWARE IMPLEMENTATION 22

6 EXPERIMENTAL RESULTS 26
6.1 OBJECT DETECTION 26
6.2 NETWORK DATA TRANSMISSION 27
6.3 POWER CONSUMPTION 28
6.4 THE SENSOR NETWORK INSTALLATION 28

7 CONCLUSION 30

iii
 REFERENCES

LIST OF
TABLES

TABLE TITLE PAGE

No. No.
3.1 The Assigned Tasks for PPs 10

3.2 The Attributes Assigned to each Detected 12

Blob B.
3.3 The Attributes Assigned to each Model M. 13

3.4 High Level Tracking Rules 15

4.1 The Comparison of Standard 802.15.4 to 16

Proposed Protocol.

5.1 The Resources used in the FPGA 23

Implementation using Xilinx Virtex-4
XC4VLX60
5.2 The Resources used in ASIC 24
Implementation using Faraday Library and
UMC 130 nm CMOS Process
6.1 Evaluation of Vehicle Detection Rate for the 26
Sensor Network Node for Various Scenes

iv
 LIST OF FIGURES

FIGURE No. TITLE PAGE No.

2.1 A Conceptual Diagram of the Sensor Network 3
Node
2.2 An Overview of the Sensor Network 4
Application for Collecting Traffic Data
3.1 General Block Diagram of Image Processing 6
Algorithm
3.2 Block Diagram of the Image Processing 9
Hardware
3.3 An Example of Transforming the Blob B into 14
the Model M.
3.4 An Example of Blobs Tracking after Blob 14
Joining.
5.1 Block Diagram of the Prototype Node 21
5.2 Block Diagram of the Sensor Network 22
Processing Module.
5.3 Prototype Sensor Network Node with FPGA 23

5.4 A Photo of the Manufactured ASIC Realized 24

in 130 nm UMC Process Packed in CQFP208
package
5.5 Photo of the ASIC Version of the Node. 25

5.6 Photographs of the Test Nodes Installed on the 25

Street Lamp-Poles
6.1 Power Consumed by the Main Blocks of the 28
Sensor Network Node Prototypes During
Typical Work

LIST OF ABBREVIATIONS

ASIC Application Specific Integrated Circuit

v
FPGA Field Programmable Gate Array
LUT Look Up Table
PC Personal Computer
PP Pixel Processors
SNPM Sensor Network Processing Module
TDMA Time Division Multiple Access

vi