Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
FEATURES
• Form, Fit, and Function Compatible with the Intel 8255A and Harris
82C55A
• Packaging options available: 40 Pin Plastic DIP or 44 Pin Plastic Leaded
Chip Carrier
• 24 Programmable Input/Outputs
• Static Read/Write or Handshaking Modes
• Direct Bit Set/Reset Capability
• High Speed, No “Wait State” Operation
The IA8255 uses innovASIC’s innovative new f 3 Program to provide industry with parts that
other vendors have declared obsolete. By specifying parts through this program a customer is
assured of never having a component become obsolete again. This advanced information sheet
assumes the original part has been designed in, and so provides a summary of capabilities only. For
new designs contact innovASIC for more detailed information.
Intel is a registered trademark of Intel Corporation
Harris is a copyright trademark of Harris Corporation
Package Pinout
WR_n
PA3 (1) (40) PA4
RD_n
IA8255
N. C.
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PA2 (2) (39) PA5
40 Pin DIP
PA1 (3) (38) PA6
PA0 (4) (37) PA7
(6)
(5)
(4)
(3)
(2)
(1)
(44)
(43)
(42)
(41)
(40)
RD_n (5) (36) WR_n CS_n (7) RESET
(39)
CS_n (6) (35) RESET GND (8) D0
(38)
GND (7) (34) D0 A1 (9) D1
IA8255 (37)
A1 (8) (33) D1 A0 (10) (36) D2
A0 (9) D2 PC7 (11)
44 Pin LCC D3
(32) (35)
PC7 (10) (31) D3 N. C. (12) (34) N. C.
PC6 (11) (30) D4 PC6 (13) (33) D4
PC5 (12) (29) D5 PC5 (14) (32) D5
PC4 (13) (28) D6 PC4 (15) (31) D6
PC0 (14) (27) D7 PC0 (16) (30) D7
PB3
PB4
PB5
PB6
PB7
PC2
PC3
N. C.
• Basic Input/Output (Mode 0) - Port A, Port B, Port C (upper), and Port C (lower) can be
independently configured as inputs or outputs to read or hold static data. Outputs are
latched, but inputs are not latched.
• Strobed Input/Output (Mode 1) - Port A and Port B can be independently configured as
strobed input or output buses. Signals from Port C are dedicated as control signals for data
handshaking.
• Bidirectional Bus (Mode 2) - Port A can also be configured as a bidirectional bus, with the
majority of Port C providing the control signals. In this case, Port B is still capable of
implementing one of the previous described modes.
D7:D0
I/O
DATA BUS
PA7:PA0
BUFFER GROUP A
PORT A
(8)
GROUP A
CONTROL
I/O
GROUP A PC7:PC4
PORT C
UPPER (4)
RESET
I/O
CS_n GROUP B PC3:PC0
PORT C
RD_n LOWER
CONTROL GROUP B
(4)
CONTROL
WR_n REGISTER AND
LOGIC
A0
A1
I/O
GROUP B PB7:PB0
PORT B
(8)
Qualification Levels
Table 1
Part Number Environmental/ Qual Level
IA8255-PDW40C Commercial
IA8255-PLC44C Commercial
IA8255-PDW40I Industrial
IA8255-PLC44I Industrial
IAXXXXX-PPPPNNNT/SP
Special Processing:
S = Space
Q = MIL-STD-883
Temperature:
C = Commercial
I = Industrial
M = Military
Number of Leads
Package Type:
Per Package Designator Table
IC Base Number
innovASIC Designator
PGA CPGA
BGA CBGA