Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
the number of switches along with its gate drivers. Thus, the
installation space and cost of a multilevel inverter are
reduced. Energy Source-1
The spike removal switch added in the rst stage of the inverter
Wind farms AC Consumer
provides a owing path for the reverse load current, and as a
DC
result, high voltage spikes occurring
at the base of the
stepped source
output voltage based upon conventional cascaded switched-diode
Energy Source-2
multilevel inverter topologies are removed. Moreover, to resolve
the problems related to DC source uctuations of
multilevel Tide energy
inverter used for renewable energy integration, the clock phase-
shifting (CPS) one-cycle control (OCC) is developed to control
the two-stage CSD multilevel inverter. By shifting the
clock
pulse phase of every cascaded unit, the staircase-like
output Fuel cell
voltage waveforms are obtained and a strong suppression ability
against uctuations in DC sources is achieved. Simulation and
experimental results are discussed to verify the feasibility and
Energy Source-n
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
u 11
generation, as shown in Fig. 1. In practice, the DC supply
1 D11 uo1 S S
is always with uctuation because of all sorts of
complex 1 3
factors. For instance, outputs of solar cells change in a certain
range following variations of light intensity,
temperatures, C i
L
S
and so on, which manifest as an output mixed with
low u2 21 D21 uo2 uo
frequency ripples. When using such a DC supply as the input
ug
S D D
of multilevel converters, conventional modulation methods are
g g
unable to meet the need of industrial applications. Hence, there
S S
is a necessity to develop a universal control method with an
2 4
State u
advantages of the two-stage CSD topology are demonstrated
S11 S21 S31 S(n1)1 Sn1 g
compared with the CHB and cascaded half-bridge topologies
1 o o o o o 0
in Section III. Section IV illustrates the design and imple-
mentation procedures of the CPS OCC method. In Section V
2 on o o o o u1
and VI, simulation and experimental results are presented. The
. . . . . . .
. . . . . . .
. . .
. . . .
conclusions are drawn in Section VII.
n o o o o on un
n + 1 on on o o o u + u
1 2
II. TOPOLOGY OF THE PROPOSED TWO-STAGE CSD
. . . . . . .
. . . . . . .
MULTILEVEL INVERTER
. . . . . . .
2n on on on on on n ui
Fig. 2 illustrates the proposed two-stage CSD
topology,
i=1
which comprises a n cascaded switched-diode converter with
one spike removal switch Sg and a full-bridge inverter, where
voltage uref. It is clear that the employment of the second-
n is the number of the cascaded basic units. The basic unit
stage achieves both the positive and negative halves of the
1 shown in Fig. 2 consists of a DC voltage source
(or a output voltage.
capacitor with a DC voltage equal to u ), a switch S
with
1
11 Under the symmetric case, that is, all the DC voltage sources
its internal reverse diode and a diode D11. It is clear that the
are equal to udc, the number of output voltage levels Nlevel and
parallel connection of the diode D11 avoids the shoot-through
the total number of switches NIGBT required are calculated
phenomenon of a bridge arm. Two values can be obtained for
as follows, respectively.
uo1 of the basic unit 1, which are u1 when switch S11 conducts
and 0 when switch S11 is turned off. The spike removal switch
Nlevel = 2n + 1 (2)
S , connected between unit 2 and unit n, provides a owing
g
path for the reverse load current. When S11 is on, S21 Sn1
NIGBT = n + 5 (3)
is off, Sg is turned on.
The cascading layout of n basic units and Sg form the rst
then the number of the required switches for a Nlevel output
stage, as shown in Fig. 2. The maximum output voltage of the
voltage is derived as follows:
rst stage is given as follows:
Nlevel + 9
NIGBT = . (4)
2
ug = uo1 + uo2 + + uon .
(1)
State uo condition
positive staircase-like output voltage waveforms. For generat-
S1 S2 S3 S4
ing both positive and negative output voltages, the second stage
1 on o o on ug uref 0
converter is needed. TABLE II lists the switch state analysis
with respect to the positive sign or negative sign of a reference
2 o on on o ug uref <0
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
TABLE III
COMPARISON OF
POWER COMPONENT REQUIREMENTS
2 2 2
Nlevel + 9
Number of switches (IGBTs and drivers)
2(Nlevel 1) Nlevel + 3
2
Voltage rating of S11 Sn4 (CHB);
udc(Nlevel 3)
Voltage rating of Sg (CSD)
N/A N/A
2
Voltage rating of S1 S4 (Half-bridge, CSD)
N/A 2udc(Nlevel 1) 2udc(Nlevel 1)
udc(Nlevel 3)
Voltage rating of all the switches and diodes
2udc(Nlevel 1) 3udc(Nlevel 1) 3udc(Nlevel 1) +
i
S11 S13
g A
S
u1 u
u1 11 S12 uo1
o1
S S
S S
1 3
12 14
C i L
S
S21 S23
u2 21 S22 uo2 u u
i L
g o
u
2
uo2 u
D
o
S22 S24
S S
2 4
n1
un S u
n2 on
B
S S
n1 n3
u
n
u
on
100
S S
CSD
n2 n4
80 CHB Point 1
r
e Halfbridge
r 60
/ Point 2
Fig. 3. The CHB multilevel topology.
T 40
20
III. COMPARISON WITH TOPOLOGIES OF CHB AND
CASCADED HALF-BRIDGE
0 Point 3
0 10 21 30 40 50
The CHB topology consists of n DC sources or cells each
N
level
connected to a H-bridge inverter, as shown in Fig. 3. Each H-
Fig. 5. Number of IGBTs and drivers against the number of voltage levels.
bridge can generate three levels of voltage output, i.e, udc, 0
and udc, respectively. Under the symmetric case, the number
of the required switches for a Nlevel output voltage is derived
levels, since switches dene the reliability, circuit size, cost
as follows:
and control complexity. Another important factor in designing
NIGBT = 2Nlevel 2.
(5) a multilevel converter is the rating of switches.
Therefore,
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
ref1
generate a 21-level output voltage, the CSD topology (Point
g(S11)
Q R
3) needs 15 IGBTs/drivers. However, the CHB topology (Point
with reset 1
IGBTs/drivers and 24 IGBTs/drivers, respectively. Although
there are 10 diodes added in the proposed topology,
the
required number of the IGBTs and its related gate drivers are
u
greatly reduced from 40 (CHB) or 24 (cascaded half-bridge)
g(S21 ) ref2
Q R
to 15 (two-stage CSD). Such reductions are more remarkable
g(S21 )
Q S u Integrator u (t)
with the increase of the output levels. The analysis under the
g(S ) Clock 2 int2 o2
g with reset 1
asymmetric case is similar to that of the symmetric case, and
AND
the number reduction of required switches along with drivers
g(Sn1)
is more remarkable.
The voltage and current rating of devices is an important
factor in designing inverters. In the three topologies,
the u
refn
currents of all the devices are equal to the rated current of
g(Sn1)
Q R
loads. However, this is not true for the voltage rating [13] [14].
with reset 1
represented by:
n n
udevice = uswitch,i + udiode,j .
(7) Fig. 6. The control diagram of CPS OCC for the two-stage CSD inverter.
i=1 j=1
1 s s
to a total voltage rating equal to the entire CHB, thus the
uo1(t)dt = |uref1|. (8)
CSD and cascaded half-bridge have higher total power switch
Ts (n1)Ts
(n1)T +T
directing switches in the output side leads to the restriction
1 s on
o 1
method for controlling the proposed two-stage CSD multilevel
there is a reverse load current under a R-L load. If there is no
inverter. As shown in TABLE II, the positive and negative
S , high voltage spikes are produced at the base of the stepped
g
halves of output waveforms are implemented by the second
sinusoidal wave. This is because the reverse load current i is
stage of the multilevel inverter through comparing the refer-
blocked by the diode of D21, ,Dn1, abruptly decreasing the
ence voltage uref with zero. Thus the CPS OCC is designed
current owing in the inductive component of the load, and
for the rst stage, which only considers the positive state. The
subsequently the inductive components of the load produce a
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
Transactions
on Energy Conversion
2
2
)
)
1 1
1 1
S
1
( 0
S
g
( 0
1
g
2
(a) Time (s)
)
2 1
2
S
( 0
g
)
1 1
1
2
S
0.4 0.5 0.6 0.7 0.8
( 0
g
(b) Time (s)
1
2
0.4 0.401 0.402 0.403 0.404 0.405 0.406 0.407
)
3 1
(b) Time (s)
S
( 0
g
2
1
)g 1
0.4 0.5 0.6 0.7 0.8
S
(c) Time (s)
(
g 0
2
)
1
S4 1
( 0
0.4 0.401 0.402 0.403 0.404 0.405 0.406
g
1
(c) Time (s)
0.4 0.5 0.6 0.7 0.8
Fig. 7. The gate signals of the rst stage of the 5-level simulation
prototype. (d) Time (s)
Fig. 8. The gate signals of the second stage of the 5-level simulation
prototype.
high voltage spike due to the collapsing magnetic eld in a
very short time. In the proposed two-stage CSD topology, a
200
spike removal switch Sg is connected between unit 2 and unit
)
( 100
)
sinusoidal wave are removed.
A 2
shifted-sinusoidal pulse
width modulation (CPS-SPWM) is
uint1(t) = t u1(t)dt.
(10) presented for controlling the multilevel inverter in the renew-
on. Then, at the base of the sinusoidal wave, the reverse load
V. SIMULATION RESULTS
1 11 1 g 4
Simulations are undertaken to demonstrate the feasibility
or (S S u S S ). Thus, the high voltage
3 11 1 g 2
and performances of the proposed two-stage CSD multilevel
spikes occurring in the convention topology at the base of the
inverter using the CPS OCC method. In simulation studies, a
stepped sinusoidal wave are removed.
5-level and a 9-level two-stage CSD multilevel inverter with a
The gate signals of the second-stage inverter are shown in
switching frequency of 2500 Hz are built. The parameters are
Fig. 8. By comparing uref with zero, S1 and S4 conduct when
u1 = u2 = = un = 80 V, R = 60 , L = 10 mH,
uref 0. In this state, the output voltage uo = ug. When
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
200
)
400
V
(
D 0
)
C
V 200
u
(
g
200
u
)
A
0.4 0.42 0.44 0.46 0.48 0.5
( 2
i
(b) Time (s)
0
2
)
0.4 0.42 0.44 0.46 0.48 0.5
A 0
(b) Time (s)
(
i 2
Fig. 12. The output voltage and current of the rst stage converter of
the
Fig. 10. The output voltage and inductor current of the 5-level
simulation
400
prototype. (a) Output voltage u ; (b) Output voltage after
lter u ; (c) )
CD o
Inductor current i .
V 200
(
D 0
u 200
400
) 200
V
200
)
Fig. 11. The FFT analysis result of the stepped voltage u of the
5-level A 0
CD
(
multilevel inverter.
i
Fig. 13. The output voltage and inductor current of the 9-level
simulation
on. In this state, the output voltage uo = ug for the negative
prototype. (a) Output voltage u ; (b) Output voltage after lter u ; (c)
CD o
half cycle. Thus both the positive and negative halves of output
Inductor current i .
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
32R, which are powered with 0/15 V. All the experiments are
100
ripples.
100
)
A. The operation of CPS OCC
V
( 0
o
u
uo
are almost sinusoidal after passing through the (L C) lter.
100
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
REFERENCES
are implemented to simulate the DC supply from renewable
energy generations, and the comparative results between CPS
[1] M. S. B. Ranjiana, P. S. Wankhade, and N. D. Gondhalekar, A modied
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted for
academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See
This article has been accepted for publication in a future issue of this journal,
but has not been fully edited. Content may change prior to final publication.
Citation information: DOI 10.1109/TEC.2017.2710352, IEEE
0885-8969 (c) 2016 IEEE. Translations and content mining are permitted
for academic research only. Personal use is also permitted, but
republication/redistribution requires IEEE permission. See