Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Dinesh Sharma
CMOS summary
Static Characteristics
Low input
Vdd
When the input voltage is less than VTn .
Out The output is high and no current is
drawn from the supply.
in As we raise the input just above VTn , the
output starts falling.
Gnd In this region the nMOS is saturated, while
the pMOS is linear
1 2
V1 V2 V1 + (Vi VTn )2 = 0
2 2
1 2
V1 V2 V1 + (Vi VTn )2 = 0
2 2
The solutions are:
q
V1 = V2 V22 (Vi VTn )2
q
Vo = VTp + (Vdd VTp )2 (Vi VTn )2
1 2 (Vdd VTp )2
Vo (Vo VTn )Vo +
2 2
This can be solved to get
q
Vo = (Vi VTn ) (Vi VTn )2 (Vdd VTp )2 /
Noise Margins
We find points on the transfer curve where the slope is -1.
When the input is low and output high, we should use
q
Vo = VTp + (Vdd VTp )2 (Vi VTn )2
Vdd VTp
ViL = VTn + p
( + 1)
and s
VoH = VTp + (V VTp )
+ 1 dd
Ratioed Logic
To make the output low value lower than VTn , we get the
condition
1 Vdd VTp 2
>
3 VTn
Rise Time
Vdd
ViL When the input is low, the nMOS is off and the
output rises from low to high.
Vo The situation is identical to the charge up
condition of a CMOS gate with the pMOS
being biased with its gate at 0V.
This gives
Fall Time
Fall Time
dVo
In Ip + C =0
dt
which gives
VoL
fall dVo
Z
=
C Vdd In Ip
We define V1 Vi VTn and V2 Vdd VTp .
Fall Time
Vdd
The integration range can be divided into two
Out regimes.
nMOS is saturated when V1 Vo < Vdd .
It is in the linear regime when
in VoL < Vo < V1 .
Gnd
Fall Time
V1 VoL
fall dVo dVo
Z Z
= 1
C Vdd
2
2 Kn V1 Ip V1 Kn (V1 Vo 21 Vo2 ) Ip
so,
V1
fall V V1 dVo
Z
= 1 dd 2 +
C 2 Kn V1 Ip VoL Kn (V1 Vo 21 Vo2 ) Ip
Vdd
Out
A and B are in series.
A C
The pair is in parallel with C which is in
series with a parallel combination of D and
D E.
B E