Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
1
B = { 0,1} + .
2. a) 0+0=0 0+1=1+0=1
b) 1.1=1 1.0 = 0.1= 0
two identity elements 0 for +, 1 for .
3. The commutative laws are obvious from the symmetry of the binary
operator tables.
2
Duality states that every algebraic expression deducible from the postulates of
Boolean algebra remains valid if the operators and identity elements are
interchanged.
x + x = ( x + x).1 (2b)
= ( x + x).( x + x
) (5a)
= x + x.x (4b)
= x+0 (5b)
=x (2a)
Theorem 2.a) x +1 = 1
3
x +1 = 1.( x +1) (2b)
= ( x + x).( x +1) (5a)
= x + x .1 (4b)
= x + x (2b)
=1 (5a)
Theorem 3. ( x
)=x Involution
x + x=1, x.x = 0 which defines the complement.
The complement of xis x and is also ( x
)
.
Theorem 6.a) x + xy = x
x + xy = x.1+ xy (2b)
= x(1+ y) (4a)
= x( y +1) (3a)
= x.1 (2a)
=x (2b)
Operator Precedence
1. Paranthesis
2. NOT
3. AND
4. OR
Boolean Functions
4
5
Example 2.1 Simplify the following Boolean functions to a minimum number
of literals.
1. x( x + y) = xx
+ xy = 0 + xy = xy
2. x + x y = ( x + x)( x + y) = 1( x + y) = x + y
3. ( x + y)( x + y ) = x + xy + xy + yy = x(1+ y + y )= x
4. xy + x z + yz = xy + x z + yz( x + x)
= xy + x z + xyz + x yz
= xy(1+ z) + x z(1+ y)
= xy + x z
5. ( x + y)( x + z)( y + z) = ( x + y)( x+ z) , by duality from function 4.
Complement of a Function
( A + B + C + D + ....+ F ) = A
B C D ....F
( ABCD...F ) = A + B+ C + D+ ... + F
6
= x
+ ( y + z)( y
+ z
)
= x
+ yz + yz
A simpler procedure for deriving the complement of a function is to take the
dual of the function and complement each literal.
F = x( y
2 z+ yz)
The dual of F is x + ( y
2 + z
)( y + z)
Complement each literal: = x
+ ( y + z)( y
+ z
)= F 2
A binary variable may appear either in its normal form or in its complement
form. Now consider two binary variables x and y combined with an AND
operation. x'y', x'y, xy', xy. Each of these terms is called a minterm, or a
standard product. In a similar fashion, n variables forming an OR term called
maxterms, or standard sums.
7
f = x
1 yz + xyz + xyz = m + m + m 1 4 7
f = x
2 yz + xyz + xyz + xyz = m + m + m + m 3 5 6 7
f = x
1 yz + x
yz + xyz + xy z + xyz
f = ( x + y + z)( x + y
1 + z)( x + y + z + y + z
)( x + y
)( x + z)
f =M M M M M
1 0. 2. 3. 5. 6
f = x
2 yz + xyz + x
yz + xy z
f = ( x + y + z)( x + y + z
2 )( x + y
+ z)( x
+ y + z)
f =M M M M
2 0. 1. 2. 4
F = A(B + B ) + B C = AB + AB + B
C
= AB(C + C ) + AB(C + C
) + BC ( A + A
)
= ABC + ABC + ABC + ABC + AB C + A
BC
= m +m +m +m +m
1 4 5 6 7
F ( A, B, C ) = (1,4,5,6,7)
F = xy + x z = ( xy + x)( xy + z)
= ( x + x )( x+ y)( x + z)( y + z) = ( x+ y)( x + z)( y + z)
= ( x + y + z z)( x + z + yy)( y + z + xx)
= ( x + y + z)( x + y + z)( x+ y + z)( x + y + z)
= M .M .M .M
0 2 4 5
f ( x, y, z) =(0,2,4,5)
8
Conversion between Canonical Forms
F ( A, B,C ) = (1,4,5,6,7)
F ( A, B, C ) = (0,2,3) = m + m + m
0 2 3
F = (m + m + m )
0 2=m 3.m = M .M .M
.m 0 2 3 0 2 3
F = (0,2,3)
Standard Forms
F = y
1 + xy + x
yz sum of products
F = x( y
2 + z)( x+ y + z
+ w) product of sums
F = ( AB + CD)( A
3 B + C
D) neither sop or pos form
9
Digital Logic Gates
10
Extension to Multiple Inputs
11
x y z = ( x + y + z)
x y z = ( xyz)
The exclusive-OR and equivalence gates are both commutative and associative
and can be extended to more than two inputs.
12
Integrated Circuits
Levels of Integration:
SSI gates fewer than 10
MSI 10~100 gates
LSI 100~few thousand
VLSI thousands
Digital logic families
TTL
ECL high speed operation
MOS high component density
CMOS low power consumption
Important Parameters of Logic Gates
Fan-out specifies the number of standard loads that the output of a typical gate
can derive without impairing its normal operation. A standard load is usually
defined as the amount of current needed by an input of another similar gate of
the same family.
Power dissipation is the power consumed by the gate that must be available
from the power supply.
Propagation delay is the average transition delay time for the signal to
propagate from input to output. The operating speed is inversely proportional to
the propagation delay.
13
Noise margin is the minimum external noise voltage that causes an undesirable
change in the circuit output.
14