Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Home GATE GATE 2014 Keys Yearwise GATE Questions Topicwise GATE Questions
1988
1. In MOSFET devices, the N-channel type is better than the P-channel type in the
following respects
a. It has better noise immunity
b. It is faster
c. It is TTL compatible
d. It has better drive capability
Answer: B & D
Solution : https://www.youtube.com/watch?v=i0tBM4SR3ug
1989
1. In a MOSFET, the polarity of the inversion layer is the same as that of the
a. Charge on the gate electrode
b. Minority carriers in the drain
c. Majority carriers in the substrate
d. Majority carriers in the source
Answer: D
Solution : https://www.youtube.com/watch?v=EoJQBXa0NT0
1990
1. Which of the following effects can be caused by a rise in the temperature ?
a. Increase in MOSFET current
b. Increase in BJT current
c. Decrease in MOSFET current
d. Decrease in BJT current
Answer: B & C
Solution : https://www.youtube.com/watch?v=BoRoLQ2eN6o
Facebook 1991
1. In the figure shown, the n-channel MOSFETs are identical and their current voltage
GATEpaper.in characteristics are given by the following expressions.
Like Page 3.7k likes Find the current IDC as shown
Adsense
Answer: 1 mA
Solution : https://www.youtube.com/watch?v=VPgDjeUybI4
1992
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 1/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
1. An n-channel MOSFET having a threshold voltage of 2 volts is used in the circuit shown
in figure. Initially the transistor is OFF and is in steady state. At time t = 0, a step
voltage of magnitude of 4 volts is applied to the input so that the MOSFET turns ON
instantaneously.
Draw the equivalent circuit and calculate the time taken to the output Vo to fall to 5
volts.
The device constant of the MOSFET, K = 5 mA/ V2, CDS =0 and CDG = 0.
1994
1. The threshold voltage of an n-channel MOSFET can be increased by
a. Increasing the channel dopant concentration
b. Reducing the channel dopant concentration
c. Reducing the gate oxide thickness
d. Reducing the channel length
Answer: A
Solution : https://www.youtube.com/watch?v=1C8CrsGguu0
2. The transit time of the current carriers through the channel of an FET decides its
. characteristics.
GATEpaper's Treasure
Answer: Switching
2016 (19)
Solution : https://www.youtube.com/watch?v=vQJjmHNsn3I
2015 (34)
2014 (143)
3. Channel current is reduced on application of a more positive voltage to the gate of a
December (14) depletion mode n-channel MOSFET. (TRUE / FALSE)
November (12) Answer: False
Solution : https://www.youtube.com/watch?v=W34kWifl15o
October (20)
GATE Practice Problems on JFET (Junction Field
Eff...
4. A typical CMOS inverter has the voltage transfer characteristic (VTC) curve as
GATE Questions on MOSFET, CMOS & shown in the figure. Evaluate the value of the inverter threshold VINV, which is
Introduction to V...
the value of the input at which Vo falls by Vo = VTn + VTp.
GATE Questions on Junction Field Effect
Transistor...
GATE Questions on "Bipolar Junction Transistors
(B...
GATE Questions on "Zener Diode" (1987 to Till
Date...
GATE Questions on "Special Purpose Diodes
(Tunnel ...
GATE Questions on "PN Junction (Diode)" (1987
to T...
GATE Questions on "Semiconductors (Intrinsic &
Ext...
GATE 1989 ECE Analog Circuits (Analog
Electronics)...
GATE 1987 ECE Analog Circuits (Analog
Electronics)...
GATE 1988 ECE Analog Circuits (Analog
Electronics)...
GATE 1990 ECE Analog Circuits (Analog
Answer: 2.5 Volts
Electronics)... Solution : https://www.youtube.com/watch?v=7om91pj90XE
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 2/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
GATE 1996 ECE Analog Circuits (Analog 1996
Electronics)...
GATE Pratice Questions on "Digital Circuits - 1"
1. The n-channel MOSFET shown in figure is used as a voltage variable resistor.
Determine the expression for the resistance and compute its value for Vi. Neglect body
GATE practice Problems on PN junction (Diode) effect.
Set ... MOSFET Data :
Threshold voltage, VT = 1 volt
September (7)
Channel Length Modulation parameter, = - 0.3 V-1
August (8) Transconductance parameter, KN(W/L) = 40 A/V2
July (5)
June (6)
May (20)
April (27)
March (24)
2. A Silicon N-channel MOSFET has a threshold voltage of 1 volts and oxide thickness
of 400 Ao. [r (SiO2) = 3.9, o = 8.854 x 10-14 F/cm, q = 1.6 x 10-19]. The region
under the gate is ion implanted for threshold voltage tailoring. The doping and type of
the implant (assumed to be a sheet charge at the interface) required to shift the
threshold voltage to -1 volt are
Answer:
Solution :
3. An N-channel silicon (EG = 1.1 eV) MOSFET was fabricated using N+ poly silicon
gate and the threshold voltage was found to be 1 volt. Now if the gate is changed to P+
poly silicon, other things remaining the same, the new threshold voltage should
be..volts.
a. -0.1
b. 0
c. 1.0
d. 2.1
Answer: D
Solution : https://www.youtube.com/watch?v=JWuLWh-pz1c
1997
1. For a MOS capacitor fabricated on a P-type semiconductor, strong inversion occurs
when
a. Surface potential is equal to Fermi level
b. Surface potential is zero
c. Surface potential is negative is negative and equal to Fermi potential in
magnitude
d. Surface potential is positive and equal to twice the Fermi potential
Answer: D
Solution : https://www.youtube.com/watch?v=351K-p6NM-k
2. The gate delay of an NMOS inverter is dominated by charge time rather than
discharge time because
a. The driver transistor has larger threshold voltage than the load transistor
b. The driver transistor has larger leakage currents compared to the load
transistor
c. The load transistor has a smaller W/L ratio compared to the driver transistor
d. None of the above
Answer: C
Solution : https://www.youtube.com/watch?v=D2kfxsy-ypk
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 3/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
1998
1. The threshold voltage for each transistor in figure is 2 volts. For this circuit to work
as an inverter, Vi must take the values
1999
1. In the CMOS inverter circuit shown in figure, the input Vi makes a transition from
VOL (= 0 volts) to VOH (= 5 volts). Determine the High to Low propagation delay time
(tpHL) when it is driving a capacitive load (CL) of 20 pF.
Device data :
2001
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 4/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
c. Source voltage
d. Body voltage
Answer: B
Solution : https://www.youtube.com/watch?v=yySAOIv7hiw
2002
1. Consider the following statements in connection with the CMOS inverter in figure,
where both the MOSFETs are of enhancement type and both have a threshold voltage
of 2 volts.
a. Only S1 is TRUE
b. Only S2 is TRUE
c. Both are TRUE
d. Both are FALSE
Answer: A
Solution : https://www.youtube.com/watch?v=lm9CG4kv7NU
2003
1. For an N channel type MOSFET, if the source is connected at a higher potential than
that of the bulk (i.e. VSB > 0 volts), the threshold voltage VT of the MOSFET will
a. Remain unchanged
b. Decrease
c. Change polarity
d. Increase
Answer: D
Solutoin : https://www.youtube.com/watch?v=NkWeND6-BxI
2. When the gate to source voltage (VGS) of a MOSFET with threshold voltage of 400 mV.
The drain current observed is 1 mA. Neglecting the channel length modulation effect,
and assuming that the MOSFET is operating at saturation, the drain current for an
applied VGS of 1400 mV is
a. 0.5 mA
b. 2.0 mA
c. 3.5 mA
d. 4.0 mA
Answer: D
Solutoin : https://www.youtube.com/watch?v=jvXncirhK9c
2004
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 5/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
Answer: C
Solution : https://www.youtube.com/watch?v=lPY4XzAWeSg
Answer: D
Solution : https://www.youtube.com/watch?v=jmKFRCr0xa0
3. The drain of an N channel MOSFET is shorted to the gate so that VGS = VDS. The
threshold voltage (VT) of MOSFET is 1 volt. If the drain current (ID) is 1 mA for VGS =
2 volts, then for VGS = 3 volts, ID is
a. 2 mA
b. 3 mA
c. 9 mA
d. 4 mA
Answer: D
Solution : https://www.youtube.com/watch?v=F1cZOGLgZIA
2005
1. An N-channel MOSFET and its transfer curve is shown in figure, then the threshold
voltage is
Answer: C
Solution : https://www.youtube.com/watch?v=UYrsnu-QIlU
2. Both transistors T1 and T2 in figure have a threshold voltage of 1 volt. The device
parameters K1 and K2 of T1 and T2 are 36 A/v2 and 9 A/v2 respectively. The output
voltage Vo is
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 6/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
Answer: C
Solution : https://www.youtube.com/watch?v=6fIMwxzffIo
3. A MOS capacitor made using P type substrate is in the accumulation mode. The
dominant charge is due to the presence of
a. Holes
b. Electrons
c. Positively charged ions
d. Negatively charged ions
Answer: A
Solution : https://www.youtube.com/watch?v=jlQ_ny0L4C0
2006
1. An N-channel depletion MOSFET has the following two points on its ID verses VGS
curve are
(i) VGS = 0 at ID = 12 mA and
(ii) VGS = -6 volts at ID = 0 mA
Which of the following Q-points will give the highest Transconductance gain for small
signals?
a. VGS = -6 volts
b. VGS = -3 volts
c. VGS = 0 volts
d. VGS = 3 volts
Answer: D
Solution : https://www.youtube.com/watch?v=Kxd4IZqv1vU
2007
1. Group I lists four different semiconductor devices. Match each device in Group I with
its characteristic property in Group II.
Answer: C
Solution : https://www.youtube.com/watch?v=iwERJKn2hUU
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 7/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
a. 0 Amp
b. 25 A
c. 45 A
d. 90 A
Answer: D
Solution : https://www.youtube.com/watch?v=wtboLpHXLOA
Solution : https://www.youtube.com/watch?v=IKyIj6hVTL8
2008
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 8/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
Answer: B
Solution : https://www.youtube.com/watch?v=pYDNlQanv2g
3. For the circuit shown in the following figure, transistors M1 and M2 are identical
NMOS transistors. Assume that M2 is in saturation and the output is unloaded. The IX
is related to Ibias as
Answer: B
Solution : https://www.youtube.com/watch?v=CBXqcvlx97A
Answer: A
Solution : https://www.youtube.com/watch?v=KE_MLvt-M-4
5. Two identical NMOS transistors M1 and M2 are connected as shown below. Vbias is
chosen so that both transistors are in saturation. The equivalent gm of the pair is
defined to be dIout / dVi at constant Vout, is
2009
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 9/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
1. The full forms of the abbreviations TTL and CMOS in reference to logic families are
a. Triple Transistor Logic and Chip Metal Oxide semiconductor
b. Tristate Transistor Logic and Chip Metal Oxide semiconductor
c. Transistor Transistor Logic and Complementary Metal Oxide semiconductor
d. Tristate Transistor Logic and Complementary Metal Oxide semiconductor
Answer: C
Solution : https://www.youtube.com/watch?v=v-0BYB0NkMI
2. Consider the following two statements about the internal conditions in an N channel
MOSFET operating in the active region.
S1: the inversion charge decreases from source to drain
S2: the channel potential increases from source to drain
Which of the following is correct?
a. Both are TRUE
b. Both are FALSE
c. Both are TRUE, but S2 is not a reason for S1
d. Both are TRUE, and S2 is a reason for S1.
Answer: D
Solution : https://www.youtube.com/watch?v=qbq2JXNCe_Q
3. Linked Questions:
Consider the CMOS circuit shown, where the gate voltage VG of the N channel
MOSFET is increased from zero, while the gate voltage of the P channel MOSFET is
kept constant at 3 volts. Assume that, for both transistors, the magnitude of the
threshold voltage is 1 volts and the product of the transconductance parameter and the
(W/L) ratio i.e. the quantity cox(W/L) is 1 mA/V2.
Answer: C
Solution : https://www.youtube.com/watch?v=_BU3wB8FoBA
2010
1. At room temperature, a possible value for the mobility of electrons in the inversion
layer of a silicon N channel MOSFET is (in cm2/volt-sec)
a. 450
b. 1350
c. 1800
d. 3600
Answer: B
Solution: https://www.youtube.com/watch?v=bXxmszDCh1U
2011
1. In the circuit shown below, for the MOS transistors, ncox = 100 A/V2 and the
threshold voltage VT = 1 volt. The voltage VX at the source of the upper transistor is
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 10/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
a. 1 volt
b. 2 volts
c. 3 volts
d. 0.367 volts
Answer: C
Solution : https://www.youtube.com/watch?v=4J00rSwlU6U
2012
Answer: A
Solution : https://www.youtube.com/watch?v=AOa8cOFX7WA
2. In the CMOS circuit shown, electron and hole motilities are equal, and M1 and M2
transistors are equally sized. The device M1 is in the linear region if
Answer: A
Solution : https://www.youtube.com/watch?v=Geh8HiqWIoU
3. In the three dimensional view of a silicon N channel MOS transistor shown below,
= 20 nm. The transistor is of width 1 m. The depletion width formed at every PN
junction is 10 nm. The relative permittivitys of Si and SiO2 are 11.7 and 3.9
respectively and 0 = 8.9 X 10-12 F/m.
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 11/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
2013
2014
Set 1 (15th February 2014 (Forenoon))
1. If the fixed positive charges are present in the gate oxide of an N channel
enhancement type MOSFET, it will lead to
a. a decrease in the threshold voltage
b. channel length modulation
c. an increase in substrate leakage current
d. an increase in accumulation capacitance
Answer: A
Solution : https://www.youtube.com/watch?v=em0VvbA7po4
2. A depletion type N channel MOSFET is biased in its linear region for use as a voltage
controlled resistor. Assume threshold voltage VTH = -0.5 volts, VGS = 2.0 volts, VDS
= 5 volts, W/L = 100, Cox = 10-8 F/cm2 and n = 800 cm2/volt-sec. The value of the
voltage controlled resistor (in ) is ..
Answer: 500
Solution : https://www.youtube.com/watch?v=xzUDuBbZUXM
2. For the N channel MOS transistor shown in the figure, the threshold voltage VTH is
0.8 volts. Neglect channel length modulation effects. When the drain voltage VD = 1.6
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 12/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
volts, the drain current ID was found to be 0.5 mA. If VD is adjusted to be 2 volts by
changing the values of R and VDD, the new value of ID (in mA) is
a. 0.625
b. 0.75
c. 1.125
d. 1.5
Answer: C
Solution : https://www.youtube.com/watch?v=wsv90UUqYVY
3. For the MOSFETs shown in the figure, the threshold voltage |Vt| = 2 volts and K =
0.5cox(W/L) = 0.1 mA/V2. The value of ID (in mA) is
Answer: 0.9
Solution : https://www.youtube.com/watch?v=abv9XXV0jks
2. The slope of the ID vs. VGS curve of an N channel MOSFET in linear region is 10-3
-1 at V = 0.1 volts. For the same device, neglecting channel length modulation, the
DS
slope of the ID vs. VGS curve (in A/V) under saturation regime is
approximately.
Answer: 0.07
Solution : https://www.youtube.com/watch?v=rDjsCvkSUtk
3. An ideal MOS capacitor has boron doping concentration of 1015 cm-3 in the
substrate. When a gate voltage is applied, a depletion region of width 0.5 m is formed
with a surface (channel) potential of 0.2 volts. Given that o = 8.854 x 10-14 F/cm and
the relative permittivitys of silicon and silicon dioxide are 12 and 4 respectively. The
peak electric field (in V/m) in the oxide region is ..
Answer: 2.4
Solution : https://www.youtube.com/watch?v=K4aRAJxegSI
4. For the MOSFET M1 shown in the figure, assume W/L = 2, VDD = 2.0 volts, ncox =
100 A/V2 and VTH = 0.5 volts. The transistor M1 switches from saturation region to
linear region when Vin (in volts) is ..
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 13/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
Answer: 1.5
Solution : https://www.youtube.com/watch?v=AWdemWJenw4
2015
1. Which one of the following processes is preferred to form the gate dielectric (SiO2)
of MOSFET?
a. Sputtering
b. Molecular Beam Epitaxy
c. Wet Oxidation
d. Dry Oxidation
Answer: D
Solution : https://www.youtube.com/watch?v=aT-PUfpeyOY
2. In the circuit shown, the both the enhancement mode NMOS transistors have the
following characteristics: Kn = n.Cox(W/L) = 1 mA/V2, VTN = 1 volt.
Assume that the channel length modulation parameter is zero and body is shorted to
source. The minimum supply voltage VDD (in volts) needed to ensure that
transistor M1 operates in saturation mode of operation is ___________________
Answer: 3
Solution : https://www.youtube.com/watch?v=nAvaaApnnao
4. For the NMOSFET in the circuit shown, the threshold voltage is Vth greater than
zero. The source voltage VSS is varied from 0 to VDD. Neglecting the channel
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 14/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
length modulation, the drain current ID as a function of VSS is represented by
Answer: A
Solution : https://www.youtube.com/watch?v=qipvNgPQNDM
5. A MOSFET in saturation has a drain current of 1 mA for VDS = 0.5 volts. If the channel length
modulation coefficient is 0.05 V-1, the output resistance (in k) of the MOSFET is ________
Answer: 20
Solution : https://www.youtube.com/watch?v=uFmH59NNz6s
6. In MOS capacitor with an oxide layer thickness of 10 nm. The maximum depletion layer
thickness is 100 nm. The permittivitys of the semiconductor and the oxide layer are s and ox
respectively. Assuming s/ox = 3, the ratio of the maximum capacitance to the minimum
capacitance of this MOS capacitor is ____________
Answer: 4.33
Solution : https://www.youtube.com/watch?v=eIk6sCXiKbY
22 comments
Add a comment
Top comments
+1 1 Reply
2
1 Reply
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 15/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
+1 1 Reply
2
1 Reply
1 Reply
1 Reply
1 Reply
1 Reply
1 Reply
1 Reply
1 Reply
+2 1 Reply
3
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 16/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
1 Reply
1 Reply
1 Reply
+1 1 Reply
2
1 Reply
Show more
Name
Email *
Message *
Send
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 17/18
7/10/2017 GATE 2018 - Previous Solutions & Video Lectures for FREE: GATE Questions on MOSFET, CMOS & Introduction to VLSI (1987 to Till Date)
http://www.gatepaper.in/2014/10/gate-questions-on-mosfet-cmos.html 18/18