[2315ENG-DIGITAL ELECTRONICS]

Lab 3. Latch, counter, oscillator and A/D converter

(5 Marks)

Objectives of Having studied this lab you will be able to:

this lab To determine the characteristics of the S-R latch
To test a J-K flip-flop circuit
To test the 555 Timer in its Astable mode
To design a A/D converter

Equipment NX-100 Plus Digital Circuit Experiment Board (Digital Trainer)

Required for DSO (oscilloscope)
this lab Digital Multimeter
Logic Gate ICs (74LS00, 74LS112, 555, LM324)

9
 [2315ENG-DIGITAL ELECTRONICS]

3.1. S-R Latch

Build the following S-R (Set Reset) latch:

[R3.1.1] Record this construction by drawing the Wiring Diagram and taking photo of the
encoder circuit built on the Digital Trainer

[R3.1.2] Test all input combinations, S and R, based on the past Q value, and determine the
State Table. The current Q value will need to be set by the R & S values, then the R & S
values will then finally be switched to the current desired values.

[R3.1.3] State the logic levels on the Q outputs and use a multimeter to measure the voltage
levels on the Q outputs.

[R3.1.4] What is the use of such a circuit?

[R3.1.5] What is the difference between the J-K FLIP-FLOP, and the S-R latch? And Why is
the J-K flip-flop more commonly used?

3.2. Digital J-K Flip-flop Circuit

Build and test the following four bit J-K Flip-flop circuit:

[R3.2.1] Record this construction by drawing the Wiring Diagram and taking photo of the
encoder circuit built on the Digital Trainer

[R3.2.2] Record the complete State Sequence Table with A, B, C, and D outputs.

[R3.2.3] What is the basic function of this logic circuit?

10
 [2315ENG-DIGITAL ELECTRONICS]

3.3. The 555 oscillator

The 555 Timer is a very versatile component, which can be utilised for many tasks. The 555
Timer is based around an external RC time constant, which enables the 555 Timer to perform
many Oscillation and Timing functions.

The Astable Mode of the 555 Timer refers to the timer having no-stable (astable) output
states. Thus in the astable mode, the 555 Timer output continually oscillates in state (i.e.
never stable).

[R3.3.1]Build the above Astable Mode 555 oscillator, and record the waveforms of Vout and
X, taking note of any distortions in the waveforms.

[R3.3.2] Verify the operating frequency (f) and pulse widths (THIGH and TLOW) are the values
predicted by the above Astable Mode formulas, and explain any differences.

3.4. A/D converter (Design task)

Design an analogue to digital converter using the Digital Trainer, resistors and LM324 as
comparator. The converter can illustrate various input voltage levels (use the tunable voltage
source on the Digital Trainer) by turning on different number of LEDs. For example, 0~1 V
turns on 0 LED, 1~2 V turns on 1 LED, . , 4~5 V turns on 4 LEDs.

[R3.4.1] Draw the circuit diagram and wiring diagram, and take photo of the circuit built on
the Digital Trainer. Show the functional design and circuit to the lab demonstrator.

11