Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
The simplicity of the ISL8225M is its off-the-shelf, unassisted VIN = 4.5V to 20V, VO1 = 1.2V, VO2 = 1.5V
implementation. Patented current sharing in multiphase IO1 = 15A, IO2 = 15A
operation greatly reduces ripple currents, BOM costs and
fSW = 500kHz
complexity. The ISL8225M has a thermally enhanced, compact
17mmx17mmx7.5mm QFN package that operates at full load
and over-temperature without requiring forced-air cooling. Easy Key Features
access to all pins, with few external components, reduces PCB Full encapsulated dual step down switching power supply
design to a component layer and a simple ground layer.
Up to 100W output
This ISL8225MEVAL4Z evaluation board is designed for dual
Dual 15A or single 30A output
15A output applications. Optionally, this board can easily be
converted for 30A single output use. Multiple 4.5V to 20V input range
ISL8225MEVAL4Z boards can be cascadable through the 0.6V to 7.5V output range
SYNC and CLKOUT pins to operate with phase shifting, for
paralleling or multiple output use. The input voltage of this 1.5% output voltage accuracy
board is 4.5V to 20V and the default outputs on this board are Up to 95% conversion efficiency
set at 1.2V and 1.5V.
Ordering Information
Related Resources PART NUMBER DESCRIPTION
See how-to ISL8225MEVAL4Z Dual 15A/Optional 30A Cascadable
video at Evaluation Board
intersil.com/
evid03
-
LOAD2 V VOUT2
(0A~15A)
+
+
4.5V TO 20V
LOAD1 +
(0A~15A) V VOUT1
-
-
VIN V
+
July 8, 2015 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
AN1793.3 1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2012, 2014, 2015. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
Application Note 1793
1ST MODULE (I = INPUT; O = OUTPUT; I/O = INPUT AND OUTPUT, BI-DIRECTION) MODES OF OPERATION
1 0 0 - - - - - - - - - Disabled
3C 1 1 <VCC -0.7V Active Active >62% of VCC (I) Active - 180 - - Dual Regulator
4 1 1 <VCC -0.7V Active Active <29% of VCC (I) Active - -60 - - DDR Mode
9 External Clock or External Logic Circuits Required for Equal Phase Interval 5, 7, 8, 9, 10, 11,
or
(PHASE >12)
NOTES:
1. 2ND CHANNEL WRT 1ST means second channel with respect to first; in other words, Channel 2 lags Channel 1 by the degrees specified in this
column. For example, 90 means Channel 2 lags Channel 1 by 90; -60 means Channel 2 leads Channel 1 by 60.
2. VMON1 means that the pin is tied to the VMON1 pin of the same module.
Divider means that there is a resistor divider from VOUT to SGND; refer to Figure 26 in the ISL8225M datasheet.
953//22nF means that there is a 953 resistor and a 22nF capacitor connecting the pin to SGND; refer to Figure 24 in the ISL8225M datasheet.
VOUT2
1 VOUT1
2 4 J1 1
C9 J4 4 2
3
P1 C8 P5
3
C11 C12
1000PF
VOUT2 E 1000PF VOUT1
R20 OPEN OPEN R22 E
BA1 BA5
0 R3 R1 0
OPEN
OPEN
C18
C21
1K
1000PF
1000PF
47UF
330UF
330UF
1K
OPEN
47UF
OPEN
47UF
OPEN
47UF
OPEN
C01
C010
C08
C07
C06
C05
C15
C16
C02
C03
C09
C04
665
PGOOD
R4
P2
1K
R2
P6
OUT
GND R9 R10 GND
BA2 BA6
R14 0 0 R21
VCC VCC
26
25
24
23
22
21
IN IN
1
5
DNP DNP
E E
COMP1
VSEN2+
PGOOD
VSEN2-
VSEN1+
VSEN1-
2 VOUT2 VOUT1 20
COMP2 OUT COMP2 COMP1 OUT
ISHARE
ISHARE
1
MODE 3 19
OPEN
MODE ISHARE
C14
JP7
1
4 18
VMON2 VMON1
MODE
1 SYNC U1
2
DNP
J25 5 17
R15
2
RFSET
SYNC CLKOUT OUT CLKOUT
**
2
4
3
6 16
D C1
OUT VCC SGND EN/FF2 IN EN/FF2
D DNP 7 ISL8225MIRZ 15 P7
VCC EN/FF1 IN EN/FF1 D
VIN1
E
VIN2
8 14
VIN2 BA7
BA3
1
CLKOUT CLKOUT
330UF
BA8
22UF
22UF
CIN3
CIN2
330UF
1
22UF
22UF
CIN1
PGND
CIN5
CIN6
5J5
IN
CIN4
PHASE2 PHASE1
PGND
9 13 2
P4 GND
3
4
2
GND P8
OPEN
DNP
C10
R16
R13
N/C
0
BA4 D
E R11 E
E E D D
16.5K
16.5K
10
12
11
PHASE2 PHASE1 3.32K
R5
R7
R12
VMON1 VCC IN
3
1
IN 3.32K
2 1
RED
GRN
OUT EN/FF1
1
JP1
VMON
LED1
EN/FF1
1
ENC
1000PF
JP2
4.12K
OUT EN/FF2
JP4
C5
SSL_LXA3025IGC
R6
VMON2
2
1000PF
IN
4.12K
2
EN2
JP5
C4
3 4
R8
DNP
DNP
C7
C6
PGOOD IN
Q1
R18 1
D
2N7002-7-F
VIN2 DNP VIN1
2
IN IN
D D R19 E
COMP1
IN DNP DRAWN BY: DATE: ENGINEER: DATE:
1
EVALUATION BOARD
C3
GROUND AND GROUND ARE TIED TOGETHER AT PIN 6 OF U1. STEVEN MCGEE 10/26/2012
DNP
D E
C2
TESTER SCHEMATIC
MASK# HRDWR ID REV.
ISL8225MEVAL4Z D
D FILENAME: SHEET
~/ISL8225M/ISL8225MEVAL4ZD 1 OF 1
FIGURE 2. ISL8225MEVAL4Z BOARD SCHEMATIC
July 8, 2015
AN1793.3
ISL8225MEVAL4Z Board Layout
6 Submit Document Feedback
(Continued)
7
PART REFERENCE
NUMBER DESIGNATION QTY VALUE TOL. VOLTAGE POWER PACKAGE TYPE JEDEC TYPE MANUFACTURER DESCRIPTION
10TPB330M C04, C08 2 330F 20% 10V SMD CAP_7343_149
131-4353-00 J1, J4 2 CONN TEK131-4353-00
2N7002-7-F Q1 1 SOT23 SOT23
31-5329-52RFX J2, J5 2 CONN CON_BNC_31_5329_52RFX
5002 P1-P8 8 THOLE MTP500X
8
EFFICIENCY (%)
1V 1.2V 1.5V
80 80 1.5V AT 500kHz
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is
cautioned to verify that the document is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com