ESc201 : Introduction to Electronics

Amplifiers

Shilpi Gupta
Dept. of Electrical Engineering
IIT Kanpur
Feb 16, 2017
1
 Announcements

1. Make-up lab according to following schedule:

F1, F2, F3: Feb 18, Saturday
M1, M2, M3: Feb 20, Monday
T1, T2, T3: Feb 21, Tuesday
W1, W2, W3: Feb 22, Wednesday
http://www.iitk.ac.in/esc201/Lab/lab.html
Compulsory only if you have missed any lab session

2. Check your marks for mini-quizzes, labs and major quiz-1 on

Brihaspati. In case of any discrepancy, please contact Avirup Dasgupta
(avirup@iitk.ac.in)

2
RECAP
(Ideally large)
I1 I0
Trans conductance
+ +
Vi V0
- -
(Ideally large)

(Ideally small) 3
 RECAP

In the ideal case ro is infinite

We would ideally like input resistance Ri to be infinite as well !

4
RECAP

Ideal Transistor Characteristics

5
Ideal transistor RECAP

Device X

Device Y

6
How do we use elements such as X, Y etc to make amplifiers?
When only a part of device characteristics is suitable for amplification, then we
need to push the device into that region by applying suitable bias voltages.
This process is called BIASING

RECAP
7
How do we get rid of unwanted dc voltage at the output ?
IO RECAP

IO
v0
X
+
RL
vi
1.5V -

vs

8
 IO
RECAP

dc ac (signal)
IO

Capacitor is chosen large enough so

that at the signal frequency 1/j C 9~0.
What happens if both dc voltage source and signal source
have one terminal as ground?

v0
X
+ RC
RL
vi
VB -

RECAP vs
Shorts the signal source
10
RECAP

Shorts the signal source

Solution

Gives vS + VB
11
RECAP

Capacitor is chosen large enough so

that at the signal frequency 1/j C ~0.

Note the role of RB 12

 RECAP: Amplifier Schematic using Device X

I1 I0
X
+ +
Vi V0
- -

13
Ideal transistor

Device X

Device Y

14
How do we use element Y to make amplifiers?
Device Y

for V0 < Vsat

for V0 > Vsat

Ideal Characteristics

15
How do we use device Y to make an amplifier?

Will the earlier solution work?

16
The purpose of biasing network is to operate the device in a
region which resembles ideal transistor

VO = -ve
ve which is not possible for device Y
VO

+ Y RC
vi
RB
-

VB=Vi2

17
Revised Amplifier Schematic for Device Y

18
Revised Amplifier Schematic

19
Can we amplify using one dc voltage source only?

20
Device Z

I0
Very sharp

Vi
V =1V

21
Device Z Very
sharp

Circuit is very sensitive to variations in resistor values,

power supply, device parameters such as V 22
Solution

23
Solution

DC Analysis

VCC

RC

Rt
Z
+
vi
Vt
-
RE

24
 Since Io vs. Vi characteristics is
VCC very sharp, Vi ~ V = 1V
RC
IO
Rt
+ gm(Vi-V )
Vt Vi If Vt changes by 1% due to variation
- in resistor values then the change in
RE output current is proportional.
IO
But circuit is much less sensitive
25
to variations in circuit parameters
AC analysis

26
 v0
gm v i
+
vi RC||RL
R1||R2
-
vs
RE

27
 Circuit is very sensitive to
variations in resistor values,
power supply, device
parameters such as V

VCC Circuit is much less sensitive

RC to variations in circuit
CC parameters
R1 v0
CB
Z
+
RL
vi
R2
-
RE
vs

But gain is smaller 28

Simple Solution

For dc, Capacitor CE acts as open allowing RE to reduce

variations in current

For ac Capacitor CE acts as a short circuit (1/j C ~0 ) allowing

high voltage gain to be obtained
29
Device Non-Linear:

30
Io vs. VIN VI vs. time

Io vs. time

31
 Vo vs. time

I0

Vin
V

Because of Non-linearity the output waveform is distorted ! 32

With a smaller
Suppose voltagetoof Vs = 0.1V sin
input is reduced t

Vo vs. time

Distortion is much smaller if we restrict input voltage

to a small value !
33
Building Amplifiers with non-linear devices

VCC Amplifier will work properly (with

RC
small distortion only) if we restrict the
CC amplitude of input signal to small
CB
R1 v0 values.
Z
+
vi
CE RL How small depends on the nature of
R2 non-linearity. The stronger the non-
-
vs RE linearity the lesser the signal
amplitude.
34
 Announcements

1. Make-up lab according to following schedule:

F1, F2, F3: Feb 18, Saturday
M1, M2, M3: Feb 20, Monday
T1, T2, T3: Feb 21, Tuesday
W1, W2, W3: Feb 22, Wednesday
http://www.iitk.ac.in/esc201/Lab/lab.html
Compulsory only if you have missed any lab session

2. Check your marks for mini-quizzes, labs and major quiz-1 on

Brihaspati. In case of any discrepancy, please contact Avirup Dasgupta
(avirup@iitk.ac.in)

35
Appendix

36
Bipolar Junction Transistor: BJT

37
Metal Oxide Semiconductor Field Effect Transistor
MOSFET

38
Incremental (ac) Circuit Analysis

vs1

Incremental circuit analysis attempts to find the

relationships between incremental voltages and
currents vs1, i1, vo
39
Incremental (ac) Circuit Analysis

vs1

40
Method: Incremental equivalent circuit

Analyze incremental equivalent circuit obtained by replacing each circuit

element by its increment circuit model (sometimes called ac model).

Incremental model

Relation between i and

41 v
Incremental (ac) Models: Resistor

Incremental model of a resistor is a resistor of the same

magnitude

42
Incremental (ac) Models: Capacitor

Incremental model of a capacitor is a capacitor of the same

magnitude. The same holds for an inductor as well.

43
Incremental (ac) Models

Incremental model of a constant Voltage Source is a short circuit

Incremental model of a constant current Source is an open circuit

44
Incremental (ac) circuit Analysis

45
46