Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxims website at www.maximintegrated.com. 19-2419; Rev 6; 10/14
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
ELECTRICAL CHARACTERISTICS
(V+ = +12V, TA = -40C to +125C, unless otherwise noted. Typical values are at TA = +25C.) (Note 3)
2 Maxim Integrated
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
Maxim Integrated 3
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
MAX5048 toc03
MAX5048 toc02
5.0
TA = +85C TA = +25C TA = -40C
TA = 0C
FALL TIME (ns)
RISE TIME (ns)
14 4.5 16 TA = 0C
TA = +25C
TA = -40C 4.0
TA = +25C TA = 0C TA = -40C
11 14
3.5
3.0
8 12
2.5
5 2.0 10
4 6 8 10 12 4 6 8 10 12 4 6 8 10 12
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V)
4 Maxim Integrated
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
MAX5048 toc05
MAX5048 toc06
DUTY CYCLE = 50% V+ = +10V
V+ = +10V, CL = 0 3.5 f = 100kHz
TA = +125C 10 DUTY CYCLE = 50%
18
PROPAGATION DELAY (ns)
3.0
SUPPLY CURRENT (mA)
10 0 0
4 6 8 10 12 4 6 8 10 12 0 400 800 1200 1600 2000
SUPPLY VOLTAGE (V) SUPPLY VOLTAGE (V) LOAD CAPACITANCE (pF)
MAX5048A
INPUT THRESHOLD VOLTAGE MAX5048A
SUPPLY CURRENT vs. TEMPERATURE vs. SUPPLY VOLTAGE SUPPLY CURRENT vs. INPUT VOLTAGE
1.8 8 1.8
MAX5048 toc09
MAX5048 toc07
MAX5048 toc08
V+ = +10V
f = 100kHz, CL = 0 1.7
7
1.7 INPUT INPUT
INPUT THRESHOLD VOLTAGE (V)
RISING 1.5
1.6
5 1.4
1.5 4 1.3
1.2
3
1.4
FALLING 1.1
2
1.0
1.3
1 0.9
1.2 0 0.8
-50 -25 0 25 50 75 100 125 4 6 8 10 12 0 2 4 6 8 10 12
TEMPERATURE (C) SUPPLY VOLTAGE (V) INPUT VOLTAGE (V)
Maxim Integrated 5
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
INPUT VOLTAGE vs. OUTPUT VOLTAGE INPUT VOLTAGE vs. OUTPUT VOLTAGE INPUT VOLTAGE vs. OUTPUT VOLTAGE
(V+ = +4V, CL = 5000pF) (V+ = +4V, CL = 10,000pF) (V+ = +4V, CL = 5000pF)
MAX5048 toc10 MAX5048 toc11 MAX5048 toc12
IN+ IN+
2V/div 2V/div
IN+
2V/div
OUTPUT OUTPUT
2V/div 2V/div
OUTPUT
2V/div
INPUT VOLTAGE vs. OUTPUT VOLTAGE INPUT VOLTAGE vs. OUTPUT VOLTAGE INPUT VOLTAGE vs. OUTPUT VOLTAGE
(V+ = +4V, CL = 10,000pF) (V+ = +12V, CL = 5000pF) (V+ = +12V, CL = 10,000pF)
MAX5048 toc13 MAX5048 toc14 MAX5048 toc15
IN+ IN+
5V/div 5V/div
IN+
2V/div
INPUT VOLTAGE vs. OUTPUT VOLTAGE INPUT VOLTAGE vs. OUTPUT VOLTAGE
(V+ = +12V, CL = 5000pF) (V+ = +12V, CL = 10,000pF)
MAX5048 toc16 MAX5048 toc17
IN+ IN+
5V/div 5V/div
OUTPUT OUTPUT
5V/div 5V/div
20ns/div 20ns/div
6 Maxim Integrated
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
2 P_OUT
p-Channel Open-Drain Output. Sources Driver Outputs
current for MOSFET turn-on. The MAX5048A/MAX5048B provide two separate out-
n-Channel Open-Drain Output. Sinks puts. One is an open-drain P-channel, the other an
3 N_OUT open-drain N-channel. They have distinct current sourc-
current for MOSFET turn-off.
ing/sinking capabilities to independently control the rise
4 GND Ground and fall times of the MOSFET gate. Add a resistor in
Inverting Logic Input Terminal. Connect series with P_OUT/N_OUT to slow the corresponding
5 IN-
to GND when not used. rise/fall time of the MOSFET gate.
6 IN+
Noninverting Logic Input Terminal. Applications Information
Connect to V+ when not used.
Supply Bypassing, Device Grounding,
Exposed paddle. Connect to GND.
and Placement
EP Solder EP to the GND plane for
Ample supply bypassing and device grounding are
improved thermal performance.
extremely important because when large external
capacitive loads are driven, the peak current at the V+
Detailed Description pin can approach 1.3A, while at the GND pin the peak
Logic Inputs current can approach 7.6A. VCC drops and ground
The MAX5048A/MAX5048Bs logic inputs are protected shifts are forms of negative feedback for inverters and, if
against voltage spikes up to +14V, regardless of the V+ excessive, can cause multiple switching when the IN-
voltage. The low 2.5pF input capacitance of the inputs input is used and the input slew rate is low. The device
reduces loading and increases switching speed. These driving the input should be referenced to the
devices have two inputs that give the user greater flexi- MAX5048A/MAX5048B GND pin especially when the IN-
bility in controlling the MOSFET. Table 1 shows all pos- input is used. Ground shifts due to insufficient device
sible input combinations. grounding may disturb other circuits sharing the same
AC ground return path. Any series inductance in the V+,
The difference between the MAX5048A and the P_OUT, N_OUT and/or GND paths can cause oscilla-
MAX5048B is the input threshold voltage. The tions due to the very high di/dt that results when the
MAX5048A has VCC/2 CMOS logic-level thresholds, MAX5048A/MAX5048B are switched with any capacitive
while the MAX5048B has TTL logic-level thresholds (see load. A 0.1F or larger value ceramic capacitor is rec-
the Electrical Characteristics). For V+ above 5.5V, VIH ommended bypassing V+ to GND and placed as close
(typ) = 0.5x(V+) + 0.8V and VIL (typ) = 0.5x(V+) - 0.8V. to the pins as possible. When driving very large loads
As V+ is reduced from 5.5V to 4V, VIH and VIL gradually (e.g., 10nF) at minimum rise time, 10F or more of paral-
approach VIH (typ) = 0.5x(V+) + 0.65V and VIL (typ) = lel storage capacitance is recommended. A ground
0.5x(V+) - 0.65V. Connect IN+ to V+ or IN- to GND plane is highly recommended to minimize ground return
when not used. Alternatively, the unused input can be resistance and series inductance. Care should be taken
used as an ON/OFF pin (see Table 1). to place the MAX5048A/MAX5048B as close as possi-
ble to the external MOSFET being driven to further mini-
Table 1. Truth Table mize board inductance and AC path resistance.
IN+ IN- p-CHANNEL n-CHANNEL Power Dissipation
L L OFF ON Power dissipation of the MAX5048A/MAX5048B con-
L H OFF ON sists of three components, caused by the quiescent
current, capacitive charge and discharge of internal
H L ON OFF
nodes, and the output current (either capacitive or
H H OFF ON resistive load). The sum of these components must be
L = Logic low kept below the maximum power-dissipation limit.
H = Logic high
Maxim Integrated 7
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
IN+
VIH
VIL
P_OUT AND
N_OUT
TIED 90%
TOGETHER
10%
tDOFF tF tDON tR
TIMING DIAGRAM
V+ V+
MAX5048A
MAX5048B
IN+ P_OUT
INPUT
N_OUT OUTPUT
IN-
GND CL
TEST CIRCUIT
The quiescent current is 0.95mA typical. The current Place one or more 0.1F decoupling ceramic capaci-
required to charge and discharge the internal nodes is tor(s) from V+ to GND as close to the device as possi-
frequency dependent (see the Typical Operating ble. At least one storage capacitor of 10F (min)
Characteristics). The MAX5048A/MAX5048B power dis- should be located on the PC board with a low resis-
sipation when driving a ground referenced resistive tance path to the V+ pin of the MAX5048A/MAX5048B.
load is: There are two AC current loops formed between the
P = D x RON(MAX) x ILOAD2 device and the gate of the MOSFET being driven.
where D is the fraction of the period the MAX5048A/ The MOSFET looks like a large capacitance from
MAX5048Bs output pulls high, RON (MAX) is the maxi- gate to source when the gate is being pulled low.
mum on-resistance of the device with the output high The active current loop is from N_OUT of the
(P-channel), and ILOAD is the output load current of the MAX5048A/MAX5048B to the MOSFET gate to the
MAX5048A/MAX5048B. MOSFET source and to GND of the MAX5048A/
MAX5048B. When the gate of the MOSFET is being
For capacitive loads, the power dissipation is: pulled high, the active current loop is from P_OUT of
P = CLOAD x (V+)2 x FREQ the MAX5048A/MAX5048B to the MOSFET gate to
where CLOAD is the capacitive load, V+ is the supply the MOSFET source to the GND terminal of the
voltage, and FREQ is the switching frequency. decoupling capacitor to the V+ terminal of the
decoupling capacitor and to the V+ terminal of the
Layout Information MAX5048A/MAX5048B. While the charging current
The MOSFET drivers MAX5048A/MAX5048B source- loop is important, the discharging current loop is crit-
and-sink large currents to create very fast rise and fall ical. It is important to minimize the physical distance
edges at the gate of the switching MOSFET. The high and the impedance in these AC current paths.
di/dt can cause unacceptable ringing if the trace In a multilayer PCB, the component surface layer
lengths and impedances are not well controlled. The surrounding the MAX5048A/MAX5048B should con-
following PCB layout guidelines are recommended sist of a GND plane containing the discharging and
when designing with the MAX5048A/MAX5048B: charging current loops.
8 Maxim Integrated
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
VS
V+
MAX5048A
MAX5048B V+
(4V TO 12.6V)
P V+ P_OUT
BREAK-
IN- BEFORE- P_OUT MAX5048A
MAKE MAX5048B
N_OUT
CONTROL
IN+ N_OUT
N
IN+
IN-
GND GND
4V TO 12V
VS
V+
IN+ P_OUT P
MAX5048A/
MAX5048B
N_OUT
V+
(4V TO 12.6V) IN-
V+ P_OUT VOUT
FROM PWM GND
CONTROLLER
MAX5048A (BUCK) VOUT
MAX5048B
FROM PWM
IN+ N_OUT V+
CONTROLLER IN+ P_OUT
(BOOST)
MAX5048A
IN-
MAX5048B
GND
N_OUT N
IN-
GND
Maxim Integrated 9
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
TDFN-EP
(3mm x 3mm)
Chip Information
PROCESS: BiCMOS
10 Maxim Integrated
MAX5048
7.6A, 12ns, SOT23/TDFN, MOSFET Driver
Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
5 11/12 Added + lead(Pb)-free/RoHS-compliant designations to Ordering Information 1, 9
6 10/14 Updated Driver Output ResistancePulling Down specifications 2
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent
licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and
max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 ________________________________ 11
2014 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.