Sei sulla pagina 1di 2

with a frequency of 22lvlrla Reg. No.

32. a.i. generate a frequancy of 100 KHz on P2-3.use timer I in


mode l.
B.Tech. DEGRBE EXAMINATION, JIII\IE 201d
ii. Write a program to receive the data which has been sent in serial form and sent it out to
Fifth Semester
port 0 in parallel form. Also save the dataatRAM location 60H.
EC 1OI 6A - MICROPROCESSORS AND MICROCONTROLLERS
(oR) (For the candidates admined during the academic year 201 3 - 2014)
b. Explain with a neat sketch how 8051 microcontroller can be used for the stepper motor Note:
contol application. (i) Part - A should be answered in OMR sheet within first 45 minutes and OMR sheet should be handed
over to hall invigilator at the end of 456 minute.
*rt*** (iD Part - B and Part - C should be answered in answer booklet.

Time: Three Hours Max. Marks: 100

PART -A (20 x I= 20 Marks)


Answer ALL Questions
l. The bus interface unit prefetches the inskuction from memory and store them in
(A) Stack (B) Queue
(C) Segment (D) Register
2- lf W,t t uFpi, is low the 8086 operates in mode.
(A) Minimum mode @) MediumMode
(C) Maximum mode @) Faster mode
3. Designing logic circuits and vniting instructions to enable the microprocessor to
communicate with peripheral is called
(A) Monitoring (B) Polling
(C) Pulling @) Interfacing

4. During the execution of an interrupt, the data pushed in to ttre stack is the content of
(A) IP, CS, PSW (B) IP, DS, PSW
(c) DI,DS,PSW (D) SI, SS, PSW
5. The instruction that performs logical AND operation and the result of the operation is not
available is
(A) AAA (B) AND
(c) rEsT (D) XOR
6. Ifthe offset of the operand is stored in one of the index registers then it is
(A) Direct addressing mode (B) Based indexed addressing mode
(C) Immediate addressing mode @) kdexed addressing mode
7. The feature of RISC that is present in CISC is.
(A) Branch prediction and pipelining @) Pipelining
(C) Queue @) Branch prediction
8. ARM processors are basically designed for
(A) Main frame systems (B) Distributed systems
(C) Mobile systems (D) Super computers

Page 4 of ,l 07Jr5EC1015A Pagc I of4 07JF5ECr0r5A


9. h BSR @it set reset) mode which port can be used to set or reset its individual port bits
(A) PortA (B) Port D
(C) Port B @) Port C PART-B(5 x 4=20 Marks)
Answer AI\[Y FIIYE Questions
10. In the application where all the intemrpting devices are of equal priority, the mode used is
(A) Automatic rotation @) Automatic EOI mode 21. Explain the function, ofNMI, BHE and TEST pins of 8086.
(C) Specific rotation (D) Eor
)) Explain the similarities and differences between subtract and compare instructions in 8086.
11. In 8257 Direct memory access @MA), each of the four channels has
(A) A pair of trro 8 bit registers (B) A pair of nvo 16 bit registers 23. Explain current processor status register in ARM processor.
(C) One 16bitregister (D) One 8 bit register
24. Explain the programmable one-shot mode with neat timing diagram.
12. If the data transmission takes place in either direction, but at a time data may be transmitted
only in one direction then it is of 25. Explain the intemrpts of 8051 microcontroller and how it is prioritized.
(A) Simplex mode @) Duplex mode
(C) Semi duplex mode @) Halfduplexmode 26. Write a program to divide two 8-bit numbers using 8051 .

13. Which of the processor's stack does not contain the top - down data structure 27. Explain the display modes of 8279.
(A) 8086 (B) 80286
(c) 80sl (D) 80386 PART-C(5x12=60Marks)
Answer ALL Questions
14. The register that is used for accessing extemal data memory is
(A) DPH (B) DPL 28. a. Draw and discuss about the maximum mode 8086 system.
(c) SBUF @) DPrR
(oR)
15. Which of the following is an external intemrpt in 8051 b. Desigrr an interface between 8086 CPU and two chips of 4 K x 8 EPROM and two chips of
(A) INTO (active low) INTI (active low) (B) INTO (active high) INTI ( active high) 4 K x 8 RAM. Select the starting address of EPROM suitably. The RAM address must start
(C) Timer 0 @) Timer I at 00000H.

16. The only memory which can be accessed using indexed addressing mode is 29.a.i. Write an assembly language progfirm to arrange a given series of hexadecimal bytes in
(A) RAM (B) Mainmemory ascending order. The series to be stored in DS: 2000H and offset address 3000H.
(C) Dynamic memory (D) kogram memory
11. Explain the relative addressing and implied addressing modes with syntax and example.
t7. The transmission unit does not require assistance from processor if once a byte for (oR)
transmission is written to b. Explain the THUMB instruction set of ARM processor with syntax and example.
(A) SCON register (B) SBUF register
(C) SFRaddress (D) SCON register 30. a. Draw and discuss the internal architecture of programmable intemrpt controller and explain
the initialization sequence of 8259A.
18. How can we control the speed of a stepper motor?
(A) By controlling its switching rate (B) By contolling its torque (oR)
(C) By controlling its wave drive (D) Can't be controlled b. With neat block diagram explain the architecture of direct memory access and discuss the
priorities of DMA roqucst inputs.
19. The time taken by the analog to digital converter (ADC) from the active edge of start of
conversion (SOC) pulse till the active edge of end of conversion (EOC) signal is called. 31. a.i. Explain the register set of 8051 and discuss its important operational features.
(A) Edge time (B) Conversion time
(C) Conversion delay @) Time delay ii. Write anALP to perform 8 bit BCD addition.
(oR)
20. In reading the columns of a matrix, if no key is pressed the value is all binary b.i. Write an assembly language program to find Fibonacci series of 'N' given terms using 8051.
(A) 0's (B) 1',s
(C) Equal number of 0's and I's (D) 1's except first bit ii. Write an ALP to multiply 25 by 10 using the technique of repeated addition.

Page 2 of{ 07JrSECI016A Page 3 of4 07JF5FCI0l5A

Potrebbero piacerti anche