Sei sulla pagina 1di 39

A

DC/DC IMVP4
Switching Power
32
ISL6218

INPUTS

OUTPUT

DCBATOUT

VCC_CORE

MAX1715

DCBATOUT

CPU

L2:GND
L3:SIGNAL1

34

ICS950810

2D5V_S3

DDR 266/333

OUTPUTS

HDD

L7:SIGNAL3

13

L8:COMPONENT

TV_OUT

CH7011
(CHRONTEL)

15

7,8,9

LVDS

LCD

Hub I/F

20

PCI BUS

26

PCI7420

16,17,18

USB2.0

SD/MS CARD
READER + 1394

ICH4-M

IDE BUS
OPTICAL

POWER SW

14

TPS2220A

Ultra
DMA-100

BT+

DC/DC

DVO

Montara-GM+

10,11,12

35
3

CRT

100MHz
DDR
DRAM
Socket
*2

L5:VCC
L6:GND

HOST BUS

CARDBUS
SLOT B

22

21

CardReader

LPC BUS

MAX1999

1394

33

USB2.0

OUTPUTS

BIOS
ROM

3D3V_S5
5V_S5

49LF004-334C

KBC
M38859

27

MINIPCI
802.11B
802.11G

LAN
BCM4401
23

28

19

AC-LINK

1D8V_VCCA_S0

3D3V_S5

1D5V_S5

3D3V_S0

1D5V_S0

2D5V_S3

1D25V_S0

1D35V_S0

VCC_IO_S0

RJ-45

29

OUTPUTS

3D3V_S0

Line-out

USB 2.0
2 Ports

G913C/APL1085
APL5331kAC/G1211X
38
INPUTS

L4:SIGNAL2

03249-SC

1D35V_S0

DCBATOUT

L1:COMPONENT

5,6

MAX1645

INPUTS

PCB LAYER

Project Code:91.43E01.001

CLOCK
Generator

OUTPUTS

AD+

Banias/Dothan

DC/DC&CHARGER

INPUTS

MOLOKAI Block Diagram


SPR.01.2004

SYSTEM DC/DC
INPUTS

TOUCH
PAD

MODEM
DAUGHTER
CARD

INT
KB

29

AC 97
Codec
STAC9750

MIC

24

Amplifier
TPA0312

RJ-11

(TBD)

25

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

BLOCK DIAGRAM

Wistron Confidential
A

Size
A3

Document Number

Date: Monday, April 05, 2004

Rev

SC

MOLOKAI
Sheet
E

of

39

S5

S3

S0
5V_S0

5V_S5

5V_S0 13,14,17,18,19,20,24,26,28,30,32,34,36,38,39

5V_S5 18,33,34,36

3D3V_S5

3D3V_S5 4,16,17,18,28,30,31,33,36,38,39

1D5V_S5

1D5V_S5 18,38

VCC_RTC_S5

3D3V_S3

3D3V_S0 3,7,8,9,10,13,14,15,16,17,18,19,20,21,22,24,25,26,27,29,30,31,32,36,38,39

1D5V_S0

1D5V_S0 7,8,9,15,16,18,27,38,39

3D3V_S3 14,25,28,30,34,36,39

2D5V_S3

VCC_RTC_S5 17

3D3V_S0
2D5V_S3 7,9,10,11,34,38,39

1D25V_DDRVREF_S3

1D25V_DDRVREF_S3 7,10,34
1D25V_S0
1D35V_S0
VCC_CORE_S0
VCC_IO_S0

AC-IN / BAT.-IN
AD+

LAN-AC

1D8V_VCCA_S0

1D25V_S0 11,12,38
1D35V_S0 7,9,34,38,39
VCC_CORE_S0 6,32,39
VCC_IO_S0 4,5,6,7,9,17,18,32,38,39
1D8V_VCCA_S0 5,38

AD+ 35,37,39

DCBATOUT

DCBATOUT 14,32,33,34,35,36,38,39

3D3V_LAN_S5AC

3D3V_LAN_S5AC 23,29,36,37

5VA_AUD_S3

3D3V_LCD_S0
CRT_VCC_S0

OTHERS
5V_AUX

5VA_AUD_S3 24

AUDIO

3D3V_LCD_S0 14

LCD

CRT_VCC_S0 13

CRT

TV3D3V1_S0

TV3D3V1_S0 15

TV3D3VA_S0

TV3D3VA_S0 15

TV3D3V2_S0

TV3D3V2_S0 15

TV1D5V_S0

TV1D5V_S0 15

TV-OUT
3

5V_AUX 30,31,33,35,37,38,39

3D3V_AUX

3D3V_AUX 14,17,33

3D3V_RTC

3D3V_RTC 17,28

ICH_VBIAS

ICH_VBIAS 17

MAX1999_REF

MAX1999_REF 33,38

MAX1999_VCC

MAX1999_VCC 33

PCI TABLE
DEVICE

SD/MS CARD READER+1394

IDSEL

MINI PCI 802.11B/G


LAN BCM4401

REQ# / GNT#

AD20

PIRQB#
PIRQC#
PIRQF#

REQ#1 / GNT#1

AD17

PIRQE#
PIRQG#

REQ#0 / GNT#0

AD21

PIRQD#

REQ#4 / GNT#4

PCI7420
1

IRQ

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Table of Content
Size
A3

Document Number

Date: Saturday, April 17, 2004


A

Rev

SC

MOLOKAI
Sheet
E

of

39

R208
2
0R5J-1

BC229
SCD01U16V2KX

BC140
2
1
2

DUMMY-SC10P50V2JN-1
1

X2
R181
DUMMY-R2

BC127
2
1

3
R187
1

DUMMY-SC10P50V2JN-1

X-14D31818M-7
R185
1KR2

R483
10KR2

1KR2
2
SEL2

CK-408_MULT0

40

55

54

CK-408_MULT0

25
34
53
28
43

SMBD_ICH
SMBC_ICH

29
30

VDDA
GND
CPUCLKT2
CPUCLKC2
CPUCLKT1
CPUCLKC1

X1
CPUCLKT0
CPUCLKC0

X2
FS2
FS1

CK-408

3V66_5
3V66_4
3V66_3
3V66_2

10,17 SMBD_ICH
10,17 SMBC_ICH
8 CLK66_DREF_GMCH

R191 1

2 33R2

R603 1

2 DUMMY-33R2

R190 1

2 33R2

33
35
1

21 CLK48_DOT

R186 2
475R3F

42
41

1
BC143
SCD01U16V2KX

3D3V_S0

0R5J-1
BC144
DUMMY-SC10U10V5ZY

26
RN26
27
45
44

1
2

SRN33-2-U2
4
3

R1601
R1611

2 49D9R3F
2 49D9R3F

1
2

SRN33-2-U2
4
3

R1581
R1591

2 49D9R3F
2 49D9R3F

RN25

49
48
RN24
52
51

1
2

DUMMY-SRN33-2-U2
R155 1
R1541
4 CLK_ITP_R
R1571
3 CLK_ITP#_R
R156 1

CLK_CPU# 5
CLK_MCH 7

2 DUMMY-R2
2 DUMMY-49D9R3F
2 DUMMY-49D9R3F
2 DUMMY-R2

TP90
TP89
TPAD28
R217 1
TPAD28
R216 1

2 33R2
2 33R2

CLK66_GMCH 8
CLK66_ICH 16

R209 1

2 33R2

CLKPCIF_ICH

17

TP86
TPAD28
TP84
TPAD28
TP88
TPAD28
R215 1

2 33R2

PCLK_CBUS 21

16

R214 1

2 33R2

PCLK_KBC 28

13

R213 1

2 33R2

PCLK_FWH 27

12

R212 1

2 33R2

PCLK_MINI 19

11

R211 1

2 33R2

PCLK_LAN 23

24
23
22
21

CLK_CPU 5

CLK_MCH# 7
CLK_ITP_CPU 4,5
CLK_ITP_CPU# 4,5

FS0
PD#
PCI_STOP#
CPU_STOP#
VTT_PWRGD#
MULTSEL0
SDATA
SCLK

PCICLK_F2
PCICLK_F1
PCICLK_F0
PCICLK6
PCICLK5

3V66_0
3V66_1/VCH_CLK

PCICLK4

IREF

PCICLK3

GND

PCICLK2

02/09/2004
4
9
15
20
31
36
47

BC142
SCD1U10V2MX-1

VDDREF
VDDPCI
VDDPCI
VDD3V66
VDD3V66
VDD48
VDDCPU
VDDCPU

17 PM_SLP_S1#
17 PM_STPPCI#
17,32 PM_STPCPU#
32 CLK_PWD#

R182
1KR2

R184
DUMMY-R2

U40
1
8
14
19
32
37
46
50

3D3V_S0
3D3V_S0

R218
1

CLKGEN_APWR
1

CPU & MEMORY Freq. Selection

DUMMY-SC10U10V5ZY
BC230
SCD1U10V2MX-1

No stuff:
caps are internal
to CK-TITAN.

Mult0 = 0 Rr=221,Iref=5mA
=>Vswing=1.0V@50ohm
Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

R484
DUMMY-R2

BC237
BC238
BC228
BC239
BC141
BC231
BC227
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1

SC10U10V5ZY

FS2 = 0 unbuffer mode (disable 66MHz-IN)


FS2 = 1 buffer mode

1
BC139

1
BC128

PLACE NEAR EACH PIN

CLKGEN_+3VRUN

CLKGEN_48MPWR

0R5J-1
BC145
SCD1U16V

2
1

R192
1

166MHz
100MHz
200MHz
133MHz

FS1/0 = 00
FS1/0 = 01
FS1/0 = 10
FS1/0 = 11

Host Freq. Setting

Filtering CKT for


48MHz power plane

3D3V_S0

3D3V_S0

PCICLK1
GND
GND
GND
GND
GND
GND
GND

PCICLK0
48MHZ_USB
48MHZ_DOT
REF

18

10

17

TP182 TPAD28

39

R188 1

2 33R2

CLK48_ICH 16

38

R189 1

2 33R2

CLK48_DREF_GMCH 8

56

R183 1

2 33R2

CLK14_ICH 17

R655 1

2 DY-33R2

ICS950810CG
SC:Because codec
change to use
crystal so dummy
CLK source

CLK14_AUDIO 24

01/15/2004

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Clock GEN.
Size
A3

Document Number

Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet

of

39

ITP Debug Pad


VCC_IO_S0

54D9R3F

39D2R3F

5 H_TDI
5 H_TMS
5 H_TRST#
5 H_TCK

CPU

ITP Conn.

R442
150R2
2

R456

54D9R3F

R440

R454

VCC_IO_S0

TDI_FLEX

TPAD28 TP60
TPAD28 TP63

TMS_FLEX
TRST_FLEX

TPAD28 TP71
TPAD28 TP62

TCK_FLEX

TPAD28 TP61

TDO_FLEX
CLK_ITP_CPU#
CLK_ITP_CPU

TPAD28 TP64
TPAD28 TP9
TPAD28 TP8

TCK(PIN 5)

R441

1
2
DUMMY-22D6R3F

5 H_TDO
3,5 CLK_ITP_CPU#
3,5 CLK_ITP_CPU

R453
GTL_CPURST#

5,7 GTL_CPURST#

5 H_BPM5_PREQ#

H_TCK
2
RESET_FLEX#
DUMMY-22D6R3F

5 H_BPM4_PRDY#
3D3V_S5

R455
150R2

FBO(PIN 11)

TPAD28 TP16

5 H_BPM3_ITP#

TPAD28 TP70
TPAD28 TP73

5 H_BPM1_ITP#

TPAD28 TP13

5 H_BPM0_ITP#
VCC_IO_S0
1

5 ITP_DBRESET#

TPAD28 TP67
TPAD28 TP66
TPAD28 TP17
TPAD28 TP74

5 H_BPM2_ITP#

Should place near conn.

R439
27D4R3F

TCK(PIN A13)

TPAD28 TP68
TPAD28 TP69
TPAD28 TP65
TPAD28 TP72

C365
DUMMY-SCD1U10V2MX-1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

ITP
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

of

39

CPU

VCCA POWER:

7 GTL_D#[15..0]

1
BC104

BC106
SCD01U16V2KX

BC105
SCD01U16V2KX

BC86
SCD01U16V2KX

BC90
SCD01U16V2KX

DY-SC10U6D3V5MX DY-SC10U6D3V5MX

17 CC_INTR
17 CC_NMI

D1
D4

17 CC_SMI#
17 CC_STPCLK#

B4
C6

R113
1

DUMMY-1KR2
17 CC_CPUSLP#
4 H_TCK

H_TCK

SMI#
STPCLK#
VCCA3
VCCA2
VCCA1
VCCA0

120mA

B2
AF7
C14
C3
C16
E1

4 H_TDI
4 H_TDO

TP12
TP11
TPAD28
TPAD28
32 H_VID[5:0]

H_TDI
H_TDO

A6
A13
C12
A12

AE7
AF6

R131
DUMMY-54D9R3F
2

H_VID5
H_VID4
H_VID3
H_VID2
H_VID1
R132
H_VID0
DUMMY-54D9R3F

PROCHOT#
PWRGOOD

1
1
1
1

2
2
2
2

54D9R3F
27D4R3F
54D9R3F
27D4R3F

R135
R136
R110
R109

B7

VCC_IO_S0

CC_DPSLP# 7,17

AC1
G1
E26
AD26

H_GTLREF_0

2/3 RATIO
B17
E4

CC_PROCHOT#
CC_CPUPWRGD

CC_CPUPWRGD

SC: Change
to 1KR2F for
GTLREF pass
R108
1KR2F

Voltage divider placed


within 0.5" of CPU pin
via a Zo=55ohm trace.
R107
2KR3F

7,17

GTL_D#31
GTL_D#30
GTL_D#29
GTL_D#28
GTL_D#27
GTL_D#26
GTL_D#25
GTL_D#24
GTL_D#23
GTL_D#22
GTL_D#21
GTL_D#20
GTL_D#19
GTL_D#18
GTL_D#17
GTL_D#16

K25
N25
H26
M25
N24
L26
J25
M23
J23
G24
F25
H24
M26
L23
G25
H23
J26
K24
L24

7 GTL_DINV#1
C134
7 GTL_DSTBN#1
DUMMY-SCD1U16V
7 GTL_DSTBP#1

D47#
D46#
D45#
D44#
D43#
D42#
D41#
D40#
D39#
D38#
D37#
D36#
D35#
D34#
D33#
D32#
DINV2#
DSTBN2#
DSTBP2#

DINV0#
DSTBN0#
DSTBP0#
D31#
D30#
D29#
D28#
D27#
D26#
D25#
D24#
D23#
D22#
D21#
D20#
D19#
D18#
D17#
D16#

D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
D53#
D52#
D51#
D50#
D49#
D48#

DINV1#
DSTBN1#
DSTBP1#

DINV3#
DSTBN3#
DSTBP3#

Y25 GTL_D#47
AA26 GTL_D#46
Y23 GTL_D#45
V26 GTL_D#44
U25 GTL_D#43
V24 GTL_D#42
U26 GTL_D#41
AA23 GTL_D#40
R23 GTL_D#39
R26 GTL_D#38
R24 GTL_D#37
V23 GTL_D#36
U23 GTL_D#35
T25 GTL_D#34
AA24 GTL_D#33
Y26 GTL_D#32

T24
W25
W24
AF26
AF22
AF25
AD21
AE21
AF20
AD24
AF23
AE22
AD23
AC25
AC22
AC20
AB24
AC23
AB25

GTL_DINV#2 7
GTL_DSTBN#2 7
GTL_DSTBP#2 7
GTL_D#[63..48] 7

GTL_D#63
GTL_D#62
GTL_D#61
GTL_D#60
GTL_D#59
GTL_D#58
GTL_D#57
GTL_D#56
GTL_D#55
GTL_D#54
GTL_D#53
GTL_D#52
GTL_D#51
GTL_D#50
GTL_D#49
GTL_D#48

AD20
AE24
AE25

GTL_DINV#3 7
GTL_DSTBN#3 7
GTL_DSTBP#3 7

H4
G4
G3
F3
F2
E2

BGA479-SKT-2-U
U68B

THERMDP1 30
SLP#
TCK
TDI
TDO
VCCSENSE
VSSSENSE

TP18
TPAD28

7 GTL_A#[16..3]

TEST1
TEST2
THERMDA
THERMDC
THERMTRIP#
TMS
TRST#

C5
F23
B18
A18
C17
C11
B13

TEST1
TEST2

TP6
TP15
TPAD28
TPAD28

C165
SC1000P50V
THERMDN 30
PM_THERMTRIP# 17

H_TMS

H_TMS 4
H_TRST# 4

H_TDI

GTLREF3
GTLREF2
GTLREF1
GTLREF0

27D4-3
27D4-1
27D4-4
27D4-2

4
4
4
4

RSVD
RSVD
RSVD
RSVD
RSVD
RSVD

R116
150R2

DPSLP#
LINT0
LINT1

AB1
AB2
P26
P25

H_BPM3_ITP#
H_BPM2_ITP#
H_BPM1_ITP#
H_BPM0_ITP#

D25
C23
C22

D15#
D14#
D13#
D12#
D11#
D10#
D9#
D8#
D7#
D6#
D5#
D4#
D3#
D2#
D1#
D0#

VID5
VID4
VID3
VID2
VID1
VID0

R115
680R2

GTL_A#16
GTL_A#15

AA2
Y3

GTL_A#14
GTL_A#13
GTL_A#12
GTL_A#11
GTL_A#10
GTL_A#9
GTL_A#8
GTL_A#7
GTL_A#6
GTL_A#5
GTL_A#4

AA3
U1
Y1
Y4
W2
T4
W1
V2
R3
V3
U4

GTL_A#3

P4

A16#
A15#

ADS#
BNR#
BPRI#
BR0#
DBR#
DBSY#
DEFER#
DRDY#
HIT#
HITM#
IERR#
INIT#
LOCK#
PRDY#
PREQ#
RESET#

A14#
A13#
A12#
A11#
A10#
A9#
A8#
A7#
A6#
A5#
A4#
A3#

TP20
TP10
TPAD28
TP7
TPAD28
TP14
TPAD28
TPAD28 TEST3
TP19
TPAD28

VCC_IO_S0

COMP3
COMP2
COMP1
COMP0

H_BPM3_ITP#
H_BPM2_ITP#
H_BPM1_ITP#
H_BPM0_ITP#

C25
E23
B23
C26
E24
D24
B24
C20
B20
A21
B26
A24
B21
A22
A25
A19

AC26
N1
B1
F26

1D8V_VCCA_S0

A20M#
FERR#
IGNNE#

C9
A9
B8
C8

7 GTL_DINV#0
7 GTL_DSTBN#0
7 GTL_DSTBP#0
7 GTL_D#[31..16]

C2
CC_FERR# D3
A3

BPM3#
BPM2#
BPM1#
BPM0#

17 CC_A20M#
17 CC_FERR#
17 CC_IGNNE#

BCLK0
BCLK1
ITP_CLK0
ITP_CLK1

B15
B14
A16
A15

3 CLK_CPU
3 CLK_CPU#
3,4 CLK_ITP_CPU
3,4 CLK_ITP_CPU#

Layout note:
COMP0 and COMP2 need to
be Zo=27.4ohm traces.
COMP1 and COMP3 should be
routed asx Zo=54.9ohm,
traces shorter than 0.5".

U68D

DY-SC10U6D3V5MX

GTL_D#15
GTL_D#14
GTL_D#13
GTL_D#12
GTL_D#11
GTL_D#10
GTL_D#9
GTL_D#8
GTL_D#7
GTL_D#6
GTL_D#5
GTL_D#4
GTL_D#3
GTL_D#2
GTL_D#1
GTL_D#0

1D8V_VCCA_S0

BC75
BC108
SC10U6D3V5MX
2

1
BC87
4

U68C
GTL_D#[47..32] 7

At Dothan CPU application, POWER is 1.5V or 1.8V.


For CPU VCCA[0:3] PLL
place one 0.01u & 10u for
each VCCA pin

U3
7 GTL_ADSTB#0

ADSTB0#
TRDY#

BGA479-SKT-2-U

RS2#
RS1#
RS0#

7 GTL_A#[31..17]
GTL_A#31
GTL_A#30
GTL_A#29
GTL_A#28
GTL_A#27
GTL_A#26
GTL_A#25
GTL_A#24
GTL_A#23
GTL_A#22
GTL_A#21
GTL_A#20
GTL_A#19
GTL_A#18
GTL_A#17

VCC_IO_S0
R450 1

2 56R2J

CC_CPUPWRGD R133 1

2 330R2

R114 1

2 56R2J

GTL_IERR#

CC_PROCHOT#

AF1
AE1
AF3
AD6
AE2
AD5
AC6
AB4
AD2
AE4
AD3
AC3
AC7
AC4
AF4
AE5

7 GTL_ADSTB#1

A31#
A30#
A29#
A28#
A27#
A26#
A25#
A24#
A23#
A22#
A21#
A20#
A19#
A18#
A17#

DPWR#

N2
L1
J3
N4
A7
M2
L4
H2
K3
K4
A4
B5
J2
A10
B10
B11

GTL_ADS# 7
GTL_BNR# 7
GTL_BPRI# 7
GTL_BR0# 7
ITP_DBRESET# 4
GTL_DBSY# 7
GTL_DEFER# 7
GTL_DRDY# 7
GTL_HIT# 7
GTL_HITM# 7

GTL_IERR#

CC_INIT# 17,27
GTL_LOCK# 7
H_BPM4_PRDY# 4
H_BPM5_PREQ# 4
GTL_CPURST# 4,7

M3

GTL_TRDY# 7

L2
K1
H1

GTL_RS#2 7
GTL_RS#1 7
GTL_RS#0 7

C19

GTL_DPWR# 7

GTL_REQ#[0..4] 7
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#

T1
P1
T2
P3
R2

GTL_REQ#4
GTL_REQ#3
GTL_REQ#2
GTL_REQ#1
GTL_REQ#0

ADSTB1#

BGA479-SKT-2-U

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Banias CPU (1 of 2)
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

of

39

2
C181
SC10U6D3V5MX

C179
SC10U6D3V5MX
C159
SC10U6D3V5MX

VCC_IO_S0

C146
SC10U6D3V5MX
C145
SC10U6D3V5MX

10uF_10V *1 ,0805,X5R
1

2
C156
SC10U6D3V5MX
2

C147
SC10U6D3V5MX

C154
SC10U6D3V5MX
2
C178
SC10U6D3V5MX

0.1uF_10V *10 ,0402,X7R


2
C176
SC10U6D3V5MX
2
C158
SC10U6D3V5MX

Place near CPU

2
C160
SC10U6D3V5MX

BC99
BC98
BC188
BC102
BC103
BC89
BC76
BC88
BC200
C161
SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1
2
C141
SC10U6D3V5MX
2

10uF_6.3V *18 ,0805,X5R

2
C152
SC10U6D3V5MX

2
C155
SC10U6D3V5MX

2
C153
SC10U6D3V5MX

2
C138
SC10U6D3V5MX

VCC_CORE_S0
P5
P21
P24
R1
R4
R6
R22
R25
T3
T5
T21
T23
T26
U2
U6
U22
U24
V1
V4
V5
V21
V25
W3
W6
W22
W23
W26
Y2
Y5
Y21
Y24
AA1
AA4
AA6
AA8
AA10
AA12
AA14
AA16
AA18
AA20
AA22
AA25
AB3
AB5
AB7
AB9
AB11
AB13
AB15
AB17
AB19
AB21
AB23
AB26
AC2
AC5
AC8
AC10
AC12
AC14
AC16
AC18
AC21
AC24
AD1
AD4
AD7
AD9
AD11
AD13
AD15
AD17
AD19
AD22

F24
G6
G2
G22
G23
G26
H3
H5
H21
H25
J1
J4
J6
J22
J24
K2
K5
K21
K23
K26
L3
L6
L22
L25
M1
M4
M5
M21
M24
N3
N6
N22
N23
N26
P2

F4
F5
F7
F9
F11
F13
F15
F17
F19
F21

E8
E10
E12
E14
E16
E18
E20
E22
E25
F1

D11
D13
D15
D17
D19
D21
D23
D26
E3
E6

C24
D2
D5
D7
D9

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS

Size
A3

VCC_CORE_S0

Date: Thursday, April 15, 2004


Sheet
E

P23
W4

VCCQ0
VCCQ1

D10
D12
D14
D16
E11
E13
E15
F10
F12
F14
F16
K6
L5
L21
M6
M22
N5
N21
P6
P22
R5
R21
T6
T22
U21

D6
D8
D18
D20
D22
E5
E7
E9
E17
E19
E21
F6
F8
F18
F20
F22
G5
G21
H6
H22
J5
J21
K22
U5
V6
V22
W5
W21
Y6
Y22
AA5
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA21
AB6
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC9
AC11
AC13
AC15
AC17
AC19
AD8
AD10
AD12
AD14
AD16
AD18
AE9
AE11
AE13
AE15
AE17
AE19
AF8
AF10
AF12
AF14
AF16
AF18

C7
C4
C1
B25
B22
B19
B16
B12
B9
B6
B3
A26
A23
A20
A17
A14
A11
A8
A5
A2
AD25
AE3
AE6
AE8
AE10
AE12
AE14
AE16
AE18
AE20
AE23
AE26
AF2
AF5
AF9
AF11
AF13
AF15
AF17
AF19
AF21
AF24

C21
C18
C15
C13
C10

VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
VCCP
2.5AVCCP

21A

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS

TC8
DUMMY-ST100U4VBM

A
E

VCC_IO_S0

U68A
4

BGA479-SKT-2-U

0.1uF_10V *18 ,0402,X7R

C182
C148
C149
C151
C150
C173
C172
C175
C174
C177
C136
C137
C135
C162
C142
C143
C186
C185
SCD1U10V2MX-1 SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1
3

VCC_CORE_S0

Place near CPU

C180
SC10U6D3V5MX

VCC_CORE_S0

C133
SC10U6D3V5MX

2
2

POSCAP 100uF_4V*1

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

Title
Document Number

Banias CPU (2 of 2)
MOLOKAI
Rev

of
39

SC

CPURST#
(GTL_CPURST#)

R422
301R3F

AE29
AD29

3 CLK_MCH
3 CLK_MCH#

HYSWING
1
2

2
1

5,17 CC_DPSLP#
4,5 GTL_CPURST#

BCLK
BCLK#

HD[32]#
HD[33]#
HD[34]#
HD[35]#
HD[36]#
HD[37]#
HD[38]#
HD[39]#
HD[40]#
HD[41]#
HD[42]#
HD[43]#
HD[44]#
HD[45]#
HD[46]#
HD[47]#

ADS#
DRDY#
DEFER#
HTRDY#
RS[0]#
RS[1]#
RS[2]#
RSTIN#
BREQ0#
BNR#
BPRI#
DBSY#
HITM#
HIT#
HLOCK#
DPSLP#
CPURST#
PWROK

HDSTBP[2]#
HDSTBN[2]#
DINV[2]#

D26
C27
E25
B21
G21
C24
C23
D22
C25
E24
D24
G20
E23
B22
B23
F23
F21
C20
C21

GTL_DSTBP#1 5
GTL_DSTBN#1 5
GTL_DINV#1 5

M_CKE0_R#
M_CKE1_R#
M_CKE2_R#
M_CKE3_R#

AC7
AB7
AC9
AC10

2D5V_S3

GTL_DSTBP#2 5
GTL_DSTBN#2 5
GTL_DINV#2 5

R380
604R3F

CC_CPUPWRGD

5,17

470R2

PSWING

U2

HYSWING
HXSWING

K28
B18

470R2
1

Q20
6
5
4

17 AGPBUSY#

1
2
3

F7

HYRCOMP
HXRCOMP

HDVREF[0]
HDVREF[1]
HDVREF[2]

PSWING
HYSWING
HXSWING
AGPBUSY#

HAVREF
HCCVREF

SCD1U10V2MX-1

1
1
2
2
1

AJ19
E18
D18
G19

GTL_DSTBP#3 5
GTL_DSTBN#3 5
GTL_DINV#3 5

K21
J21
J17

HDVREF

Y22
Y28

HAVREF
HCCVREF

HDVREF 9

R381
604R3F

HAVREF 9
HCCVREF 9

SCK[0]
SCK[0]#
SCK[1]
SCK[1]#
SCK[2]
SCK[2]#
SCK[3]
SCK[3]#
SCK[4]
SCK[4]#
SCK[5]
SCK[5]#

SDQS[4]
SDM[4]
SDQ[32]
SDQ[33]
SDQ[34]
SDQ[35]
SDQ[36]
SDQ[37]
SDQ[38]
SDQ[39]

SDQS[7]
SDM[7]
SDQ[56]
SDQ[57]
SDQ[58]
SDQ[59]
SDQ[60]
SDQ[61]
SDQ[62]
SDQ[63]

SDQS[5]
SDM[5]
SDQ[40]
SDQ[41]
SDQ[42]
SDQ[43]
SDQ[44]
SDQ[45]
SDQ[46]
SDQ[47]

SDQS[8]
SDM[8]
SDQ[64]
SDQ[65]
SDQ[66]
SDQ[67]
SDQ[68]
SDQ[69]
SDQ[70]
SDQ[71]

SDQS[6]
SDM[6]
SDQ[48]
SDQ[49]
SDQ[50]
SDQ[51]
SDQ[52]
SDQ[53]
SDQ[54]
SDQ[55]

AE12 M_DQS3
AH12 M_DM3
AH10 M_DATA24
AH11 M_DATA25
AG13M_DATA26
AF14 M_DATA27
AG11M_DATA28
AD12 M_DATA29
AF13 M_DATA30
AH13 M_DATA31

AH17 M_DQS4
AD19 M_DM4
AH16 M_DATA32
AG17M_DATA33
AF19 M_DATA34
AE20 M_DATA35
AD18 M_DATA36
AE18 M_DATA37
AH18 M_DATA38
AG19M_DATA39

2D5V_S3

AE21 M_DQS5
AD21 M_DM5
AH20 M_DATA40
AG20M_DATA41
AF22 M_DATA42
AH22 M_DATA43
AF20 M_DATA44
AH19 M_DATA45
AH21 M_DATA46
AG22M_DATA47

R334
60D4R3F

SMRCOMP
R333
60D4R3F

AH24 M_DQS6
AD24 M_DM6
AE23 M_DATA48
AH23 M_DATA49
AE24 M_DATA50
AH25 M_DATA51
AG23M_DATA52
AF23 M_DATA53
AF25 M_DATA54
AG25M_DATA55

SMRCOMP
SMVREF_0

SMVSWINGH

AB1 SMRCOMP
AJ24

SMVSWINGH
MONTARA-GM
C335

C347

C345

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

MONTARA-GM
Title

Montara (1 of 3)

GMCH_PWROK

300R3

3D3V_S0

Size
A3

R72

Document Number

Date: Thursday, April 15, 2004


A

1D25V_DDRVREF_S3

SMVSWINGL

Wistron Corporation

HXRCOMP,HYRCOMP as
18mil wide trace

UMX1N-U

HDSTBP[3]#
HDSTBN[3]#
DINV[3]#

AD15
AH15
AG14
AE14
AE17
AG16
AH14
AE15
AF16
AF17
AJ22

B20

HXRCOMP

R379
150R3F

2 27D4R3F

2D5V_S3

M_DQS8
M_DM8
M_DATA64
M_DATA65
M_DATA66
M_DATA67
M_DATA68
M_DATA69
M_DATA70
M_DATA71

SDQS[3]
SDM[3]
SDQ[24]
SDQ[25]
SDQ[26]
SDQ[27]
SDQ[28]
SDQ[29]
SDQ[30]
SDQ[31]

SCKE[0]
SCKE[1]
SCKE[2]
SCKE[3]

SCD1U10V2MX-1

R91

H28

1 R94

C337

AH27
AH28
AH26
AE26
AG28
AF28
AG26
AF26
AE27
AD27

SCS[0]#
SCS[1]#
SCS[2]#
SCS[3]#

SCD01U16V2KX

R70

1 R421

R378
150R3F

M_DQS7
M_DM7
M_DATA56
M_DATA57
M_DATA58
M_DATA59
M_DATA60
M_DATA61
M_DATA62
M_DATA63

SBA[0]
SBA[1]

AH8 M_DQS2
AE9 M_DM2
AF8 M_DATA16
AG8 M_DATA17
AH9 M_DATA18
AG10M_DATA19
AH7 M_DATA20
AD9 M_DATA21
AF10 M_DATA22
AE11 M_DATA23

SCD1U10V2MX-1

change
for
MGM+

3D3V_S0

HLVREF
1 R329
2 HLZCOMP
37D4R3F
2 27D4R3F HYRCOMP

SMVSWINGL

GTL_D#48
GTL_D#49
GTL_D#50
GTL_D#51
GTL_D#52
GTL_D#53
GTL_D#54
GTL_D#55
GTL_D#56
GTL_D#57
GTL_D#58
GTL_D#59
GTL_D#60
GTL_D#61
GTL_D#62
GTL_D#63

16 HL_[10:0]
1D35V_S0 16 HL_STB
16 HL_STB#

HL[0]
HL[1]
HL[2]
HL[3]
HL[4]
HL[5]
HL[6]
HL[7]
HL[8]
HL[9]
HL[10]
HLSTB
HLSTB#
HLVREF
HLZCOMP

G18
E19
E20
G17
D20
F19
C19
C17
F17
B19
G16
E16
C16
E17
D16
C18

1
2
2

C103
SCD1U10V2MX-1

U7
U4
U3
V3
W2
W6
V6
W7
T3
V5
V4
W3
V2
W1
T2

HD[48]#
HD[49]#
HD[50]#
HD[51]#
HD[52]#
HD[53]#
HD[54]#
HD[55]#
HD[56]#
HD[57]#
HD[58]#
HD[59]#
HD[60]#
HD[61]#
HD[62]#
HD[63]#

AB2
AA2
AC26
AB25
AC3
AD4
AC2
AD2
AB23
AB24
AA3
AB4

10 CLK_DDR0
10 CLK_DDR0#
10 CLK_DDR1
10 CLK_DDR1#
10 CLK_DDR2
10 CLK_DDR2#
10 CLK_DDR3
10 CLK_DDR3#
10 CLK_DDR4
10 CLK_DDR4#
10 CLK_DDR5
10 CLK_DDR5#

GTL_D#32
GTL_D#33
GTL_D#34
GTL_D#35
GTL_D#36
GTL_D#37
GTL_D#38
GTL_D#39
GTL_D#40
GTL_D#41
GTL_D#42
GTL_D#43
GTL_D#44
GTL_D#45
GTL_D#46
GTL_D#47

E21
E22
B25

10,12
10,12
10,12
10,12

2
1
R93
150R3F

HL_0
HL_1
HL_2
HL_3
HL_4
HL_5
HL_6
HL_7
HL_8
HL_9
HL_10

DPWR#

HUB LINK

AA22

5 GTL_DPWR#
HXSWING

HDSTBP[1]#
HDSTBN[1]#
DINV[1]#

M_CS0_R#
M_CS1_R#
M_CS2_R#
M_CS3_R#

Y23
F15
GMCH_PWROK J11

HREQ[0]#
HREQ[1]#
HREQ[2]#
HREQ[3]#
HREQ[4]#

10,12
10,12
10,12
10,12

AD23
AD26
AC22
AC25

SDQS[2]
SDM[2]
SDQ[16]
SDQ[17]
SDQ[18]
SDQ[19]
SDQ[20]
SDQ[21]
SDQ[22]
SDQ[23]

C308
SCD1U10V2MX-1

L28
N24
M28
M25
N23
P26
M27
AD28
M23
N25
P28
M26
N28
N27
P27

5 GTL_ADS#
R423
5 GTL_DRDY#
C352
150R3F
5 GTL_DEFER#
SCD1U10V2MX-1
5 GTL_TRDY#
5 GTL_RS#0
5 GTL_RS#1
5 GTL_RS#2
15,17,18,19,20,21,23,27,28 PCIRST#_3
5 GTL_BR0#
5 GTL_BNR#
5 GTL_BPRI#
5 GTL_DBSY#
5 GTL_HITM#
5 GTL_HIT#
5 GTL_LOCK#
VCC_IO_S0

R92
301R3F

R28
P25
R23
R25
T23

AD22
AD20

10,12 M_BS0#
10,12 M_BS1#

SWE#
SCAS#
SRAS#

GTL_REQ#0
GTL_REQ#1
GTL_REQ#2
GTL_REQ#3
GTL_REQ#4

AD25
AC24
AC21

10,12 M_WE#
10,12 M_CAS#
10,12 M_RAS#

5 GTL_REQ#[4:0]

GTL_D#16
GTL_D#17
GTL_D#18
GTL_D#19
GTL_D#20
GTL_D#21
GTL_D#22
GTL_D#23
GTL_D#24
GTL_D#25
GTL_D#26
GTL_D#27
GTL_D#28
GTL_D#29
GTL_D#30
GTL_D#31

VCC_IO_S0

HADSTB[0]#
HADSTB[1]#

F25
F26
B27
H23
E27
G25
F28
D27
G24
C28
B26
G22
C26
E26
G23
B28

SMAB[1]
SMAB[2]
SMAB[4]
SMAB[5]

M_DQS1
M_DM1
M_DATA8
M_DATA9
M_DATA10
M_DATA11
M_DATA12
M_DATA13
M_DATA14
M_DATA15

T26
AA26

5 GTL_ADSTB#0
5 GTL_ADSTB#1

HOST

HD[16]#
HD[17]#
HD[18]#
HD[19]#
HD[20]#
HD[21]#
HD[22]#
HD[23]#
HD[24]#
HD[25]#
HD[26]#
HD[27]#
HD[28]#
HD[29]#
HD[30]#
HD[31]#

GTL_DSTBP#0 5
GTL_DSTBN#0 5
GTL_DINV#0 5

AD16
AC12
AF11
AD10

M_AB1
M_AB2
M_AB4
M_AB5

AH5
AE6
AD6
AG5
AG7
AE8
AF5
AH4
AF7
AH6

M_DM[8..0] 12

C306
SCD01U16V2KX

HDSTBP[0]#
HDSTBN[0]#
DINV[0]#

10,12
10,12
10,12
10,12

SDQS[1]
SDM[1]
SDQ[8]
SDQ[9]
SDQ[10]
SDQ[11]
SDQ[12]
SDQ[13]
SDQ[14]
SDQ[15]

M_DQS[8..0] 12

R332
113R3F

SCD1U10V2MX-1

HLVREF
C305

K27
J28
J25

DDR
MEMORY

SDQS[0]
SDM[0]
SDQ[0]
SDQ[1]
SDQ[2]
SDQ[3]
SDQ[4]
SDQ[5]
SDQ[6]
SDQ[7]

M_DQS0
M_DM0
M_DATA0
M_DATA1
M_DATA2
M_DATA3
M_DATA4
M_DATA5
M_DATA6
M_DATA7

C304
SCD01U16V2KX

R331
147R3F

SMA[0]
SMA[1]
SMA[2]
SMA[3]
SMA[4]
SMA[5]
SMA[6]
SMA[7]
SMA[8]
SMA[9]
SMA[10]
SMA[11]
SMA[12]

AG2
AE5
AF2
AE3
AF4
AH2
AD3
AE2
AG4
AH3

PSWING

AC18
AD14
AD13
AD17
AD11
AC13
AD8
AD7
AC6
AC5
AC19
AD5
AB5

1 2

SCD1U10V2MX-1

Close to pin

HD[0]#
HD[1]#
HD[2]#
HD[3]#
HD[4]#
HD[5]#
HD[6]#
HD[7]#
HD[8]#
HD[9]#
HD[10]#
HD[11]#
HD[12]#
HD[13]#
HD[14]#
HD[15]#

M_A0
M_A1
M_A2
M_A3
M_A4
M_A5
M_A6
M_A7
M_A8
M_A9
M_A10
M_A11
M_A12

GTL_D#0
GTL_D#1
GTL_D#2
GTL_D#3
GTL_D#4
GTL_D#5
GTL_D#6
GTL_D#7
GTL_D#8
GTL_D#9
GTL_D#10
GTL_D#11
GTL_D#12
GTL_D#13
GTL_D#14
GTL_D#15

1
R330
226R3F

HA[3]#
HA[4]#
HA[5]#
HA[6]#
HA[7]#
HA[8]#
HA[9]#
HA[10]#
HA[11]#
HA[12]#
HA[13]#
HA[14]#
HA[15]#
HA[16]#
HA[17]#
HA[18]#
HA[19]#
HA[20]#
HA[21]#
HA[22]#
HA[23]#
HA[24]#
HA[25]#
HA[26]#
HA[27]#
HA[28]#
HA[29]#
HA[30]#
HA[31]#

K22
H27
K25
L24
J27
G28
L27
L23
L25
J24
H25
K23
G27
K26
J23
H26

GTL_A#3 P23
GTL_A#4 T25
GTL_A#5 T28
GTL_A#6 R27
GTL_A#7 U23
GTL_A#8 U24
GTL_A#9 R24
GTL_A#10 U28
GTL_A#11 V28
GTL_A#12 U27
GTL_A#13 T27
GTL_A#14 V27
GTL_A#15 U25
GTL_A#16 V26
GTL_A#17 Y24
GTL_A#18 V25
GTL_A#19 V23
GTL_A#20 W25
GTL_A#21 Y25
GTL_A#22AA27
GTL_A#23 W24
GTL_A#24 W23
GTL_A#25 W27
GTL_A#26 Y27
GTL_A#27AA28
GTL_A#28 W28
GTL_A#29AB27
GTL_A#30 Y26
GTL_A#31AB28

1D5V_S0

C303

M_DATA[71..0] 12

GTL_D#[63..0] 5 10,12 M_A[12..0]

ITP
4

U61A

U61C
5 GTL_A#[31:3]

CPU

GMCH

Rev

SC

MOLOKAI
Sheet
E

of

39

FOR MGM+
1D5V_S0

U61E
R63

GST[0]

ADDID7

1KR2

1D5V_S0

DEFAULT NOT USE TV ENCODER

FSB

DDR

Gfx Core Clock Low

000

400

266

133

200

001

400

200

100

200

010

400

200

100

133

111

400

333

166

250

R60

2 DVODETECT
DUMMY-1KR2

DUMMY-1KR2

RN5
SRN2D7KJ

G2
M3

R324
1KR2F

15 TV_CLK
15 TV_CLK#
C301
SCD1U10V2MX-1

TV_CLK
TV_CLK#
100KR2 1
2
R64 TV_HSYNC
TV_VSYNC

J3
J2
H5
K6
L5
L3

R32340D2R3F
1
2
DVORCOMP D1
GVREF
F1

D5
B7
B17
D6

DUMMY-C2

2
1
MDDCCLK
MDDCDATA
MDVICLK
MDVIDATA
MI2CCLK
MI2CDATA

DPMS
DREFCLK
DREFSSCLK
EXTTS_0
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC

REFSET
LIBG

DAC_HSYNC 13
DAC_VSYNC 13
TP1
TPAD28
NB_BL_ON 14
LCDVDD_ON 14

BL_PWM

F14
G14
E14
E15
C14
C15
B13
C13
E13
D14

TXOUT0+
TXOUT0TXOUT1+
TXOUT1TXOUT2+
TXOUT2-

TXCLK+ 14
TXCLK- 14

G12
H12
E11
E12
C11
C12
G10
G11

1D5V_S0

E10
F10
H9
C6

LCLKCTLA
LCLKCTLB

TP183

TPAD28
TPAD28

TP184

P7
T7
N7
M6
K7
N6
E8

RP1

MI2CCLK
MI2CDATA

3D3V_S0

R71

R59

10
9 MI2CCLK
8 MI2CDATA
7
6
SRP2K2

1D5V_S0

REFSET

3D3V_S0

A10
SB:03/03/2004

R75
1K5R3F
2

1D5V_S0

TP45
TP4
TPAD28
TP3
TPAD28
TPAD28

B8
B11

1
2
3
4
5

MDDCCLK
MDDCDATA
MDVI_CLK
MDVI_DAT

R65
127R3F
R677
2K7R2J

MI2CCLK
VSSADAC
VSSALVDS

14
14
14
14
14
14

TP58
TP57
TPAD28
TP56
TPAD28
TP55
TPAD28
TP59
TPAD28
TP54
TPAD28
TP2
TPAD28
TP46
TPAD28
TP47
TPAD28
TP44
TPAD28
TP48
TPAD28
TPAD28
M_RCVI#
M_RCVO#

1 2
1
2

LCLKCTLA
LCLKCTLB

GCLKIN

MONTARA-GM

IYBP[0]
IYBM[0]
IYBP[1]
IYBM[1]
IYBP[2]
IYBM[2]
IYBP[3]
IYBM[3]
ICLKBM
ICLKBP

DVORCOMP
GVREF

C63
SC10P50V2JN-1

C102
SC2D2P50V2CN

SB: for SIV pass

C58

DVOC

DVOCCLK
DVOCCLK#
DVOCFLDSTL
DVOCHSYNC
DVOCVSYNC
DVOCBLANK#

R67
10R2

DUMMY-R2

R62

R95
10R2

3 CLK48_DREF_GMCH
3 CLK66_DREF_GMCH
1

Y3

3 CLK66_GMCH

LVDS

short trace

DAC_BLUE 13

AJ29
AH29
B29
A29
AJ28
A28
AA9
AJ4
AJ2
A2
AH1
B1
AC16
AC15

GVREF

DVOCD[0]
DVOCD[1]
DVOCD[2]
DVOCD[3]
DVOCD[4]
DVOCD[5]
DVOCD[6]
DVOCD[7]
DVOCD[8]
DVOCD[9]
DVOCD[10]
DVOCD[11]

G8
F8
A5

DAC_GREEN 13

R678
2K7R2J

RN74
SRN8K2J

2
1

1D5V_S0

K5
K1
K3
K2
J6
J5
H2
H1
H3
H4
H6
G3

TV_D0
TV_D1
TV_D2
TV_D3
TV_D4
TV_D5
TV_D6
TV_D7
TV_D8
TV_D9
TV_D10
TV_D11

VIDEO

DVOBCCLKINT

IYAP[0]
IYAM[0]
IYAP[1]
IYAM[1]
IYAP[2]
IYAM[2]
IYAP[3]
IYAM[3]
ICLKAP
ICLKAM

DAC_RED 13

R66

DVOBCINTR#

PANELBKLTCTL
PANELBKLTEN
PANELVDDEN

A7
A8
C8
D8
C9
D9
H10
J9

DAT_DDC_EDID 14
CLK_DDC_EDID 14

15 TV_STALL

RED
RED#
GREEN
GREEN#
BLUE
BLUE#
HSYNC
VSYNC

CRT

DAT_DDC1 13
CLK_DDC1 13

3
4

R326
100KR2

DVOBCLK
DVOBCLK#
DVOBFLDSTL
DVOBHSYNC
DVOBVSYNC
DVOBBLANK#

DVOB

G9
B6
C5
B4

CHT2222A
Q62
2

TV_I2C_CLK 15
1

P3
P4
M2
T6
T5
L2

100KR2

DDCA_DATA
DDCA_CLK
DDCPDATA
DDCPCLK

R328

DVOBD[0]
DVOBD[1]
DVOBD[2]
DVOBD[3]
DVOBD[4]
DVOBD[5]
DVOBD[6]
DVOBD[7]
DVOBD[8]
DVOBD[9]
DVOBD[10]
DVOBD[11]

15 TV_VSYNC

R3
R5
R6
R4
P6
P5
N5
P2
N2
N3
M1
M5

15 TV_HSYNC

15 TV_D[0..11]

3D3V_S0

RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD

U61B

change
for
MGM+

L7
E5
F5
E3
E2
G5
F4
G6
F6
F12
D12
B12
AA5
L4
C4
F3
D3
C3
B3
F2
D2
C2
B2
D7

GST[2]

R40

IF USE TV ENCODER ADD R63 ,REMOVE


R76 AND R66

3
4

1D5V_S0

Gfx Core Clock High

DUMMY-1KR2
R76

R325
1KR2F

R61

GST[2:0]

DUMMY-1KR2
GST[1]

DUMMY-100KR2

GND

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AE13
AB13
U13
R13
N13
H13
F13
D13
A13
AJ12
AG12
AA12
J12
AJ11
AC11
AB11
H11
F11
D11
AJ10
AE10
AA10
J10
C10
AG9
AB9
W9
U9
T9
R9
N9
L9
E9
AC8
Y8
V8
T8
P8
K8
H8
AJ7
AE7
AA7
R7
M7
J7
G7
E7
C7
AG6
Y6
L6
Y5
U5
B5
AE4
AC4
AA4
W4
T4
N4
K4
G4
D4
AJ3
AG3
R2
AJ1
AE1
AA1
U1
L1
G1
C1
F16
AG15
AB15
U15
R15
N15
H15
D15
AC14
AA14
T14
P14
J14

AA29
W29
U29
N29
L29
J29
G29
E29
C29
AE28
AC28
E28
D28
AJ27
AG27
AC27
F27
A27
AJ26
AB26
W26
U26
R26
N26
L26
J26
G26
AE25
AA25
D25
A25
AG24
AA24
V24
T24
P24
M24
K24
H24
F24
B24
AJ23
AC23
AA23
D23
A23
AE22
W22
U22
R22
N22
L22
J22
F22
C22
AG21
AB21
AA21
Y21
V21
T21
P21
M21
H21
D21
A21
AJ20
AC20
AA20
J20
F20
AE19
AB19
H19
D19
A19
AJ18
AG18
AA18
J18
F18
AC17
AB17
U17
R17
N17
H17
D17
A17
AE16
AA16
T16
P16
J16

internal pull down

CHT2222A
Q63
2

DDR Feedback(inside the package)


Route transitioned to buttom
MI2CDATA
side with vias near ball

TV_I2C_DATA 15
1

10KR2F-U
1KR2

CLK48_DPMS

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

PM_THRM# 17,30

DUMMY-R2

D
Q19
2N7002

1
G
2

17,30 PM_SUS_CLK

Wistron Corporation

R73

MONTARA-GM

Title

Montara (2 of 3)

S
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

of

39

2D5V_S3
1D5V_S0

2
1D5V_S0

Cap for
VCCAHPLL

1
2

2
1

2
1

2
1
2

1
2

C354
C353
C350
C129
C104

V29
M29
H29
A24
A22
AB29
Y29
K29
F29
A26
V22
T22
P22
M22
H22
U21
R21
N21
L21
H20
A20
J19
H18
A18
H16
G15

1
1
1
1
1

C310
C307
SCD1U10V2MX-1 SC10U6D3V5MX
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1

2
2
2
2
2

AF1
AD1

IND-1UH-6
TC11

C110
C105
C184
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1
2

C108
SC10U6D3V5MX

C131
SC10U6D3V5MX

VCC_IO_S0

TC6

C139
C163
C140
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1

VCC_IO_S0

VCC_IO_S0

C75
SCD01U16V2KX

R99
49D9R3F

R96
49D9R3F

HAVREF

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

1
1
C106
BC64
SCD1U10V2MX-1 SC1U10V3KX

R97
100R3F

Title

Montara (3 of 3)

1
1

1
2

BC65
SC1U10V3KX

R98
100R3F
C111
SCD1U10V2MX-1
2

R424
100R3F

1
2

1
2

Wistron Corporation

HDVREF

7 HDVREF

7 HAVREF

C355
BC199
SCD1U10V2MX-1SC1U10V3KX

2
HCCVREF

7 HCCVREF

This two cap chould connect to


VSSADAC first then to GND

Size
A3

Document Number

Date: Thursday, April 15, 2004


A

1
2
1
2

1D35V_S0

MONTARA-GM

R425
49D9R3F
1

SC: populate
220uF for 2.5V
undershoot
issue.

VCC_IO_S0
C73
SCD1U10V2MX-1

TC14

Reference Voltage: 2/3 Vcc_IO_S0

Caps for VCCADAC

C107
SCD1U10V2MX-1

90mA

Cap for
VCCAGPLL

C64
SCD1U10V2MX-1

TC12

L15

1
1
2

1
2

1
2

C65
C114
SCD1U10V2MX-1 SCD1U10V2MX-1

VCCHL
VCCHL
VCCHL
VCCHL
VCCHL
VCCHL
VCCHL
VCCHL

690mA

C76

1D2V_VCC_ASM_S0

DUMMY-ST100U4VBM

V9
W8
U8
V7
U6
W5
Y1
V1

1D35V_S0

20mA

L16

1D35V_S0

Caps for VCCHL

C83
SC10U6D3V5MX

VCCGPIO
VCCGPIO

AJ8
AJ6

A3
A4
1D35V_S0

C338
SCD1U10V2MX-1

1R5

3D3V_S0

VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF
VTTLF

C77

IND-D68UH-6
C328
C312
R335
SCD1U10V2MX-1 SC10U6D3V5MX
1
2
VSS_QSM_GND

TC15
C101
ST100U4VBM SCD1U10V2MX-1

1D35V_S0
2

VCCADAC
VCCADAC 70mA

AJ5
Y4
AF3
AB3
AG1
AC1

1
2

B9
A9

C309

2D5V_S3
1

ESR<50mohm,ESL<2.5mH
TC9,C81 on the same side

VCCAGPLL
VCCAHPLL

1D5V_S0

1D2V_ADPLLB-1_S0

VTTHF
VTTHF
VTTHF
VTTHF
VTTHF

C329

2D5V_VCC_QSM_S3

1
2
2

IND-D1UH

70mA

VCCADPLLA
VCCADPLLB

Y2
D29

SCD1U10V2MX-1

VCCALVDS

C311

SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1

21D2V_ADPLLB_S0
1

1R5

C315

A6
B16

VCCASM
VCCASM

C330

TC13
ST100U4VBM

C56
SC10U6D3V5MX

L4

1
C57
SCD1U10V2MX-1

IND-D1UH

ESR<50mohm,ESL<2.5mH
1D35V_S0 TC8,C78 on the same side
R74

1D2V_ADPLLA-1_S0
1

1R5

3D3V_S0

A11

1D5V_S0
2

90mA

C316

L17

40mA

C358

1
2
1

21D2V_ADPLLA_S0
1

VCCDLVDS
VCCDLVDS
VCCDLVDS
VCCDLVDS

VCCQSM
VCCQSM

R356

VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM

2.24A

VCCTXLVDS
VCCTXLVDS
VCCTXLVDS 50mA
VCCTXLVDS

B15
B14
J13
G13

C81
SCD1U10V2MX-1

1
2

1
2

1
2

1
2

C79
SC10U6D3V5MX

C59
DUMMY-SC22U10V-1

C61
SCD01U16V2KX

C302
DUMMY-SC47U10V-1

C78
SCD1U10V2MX-1

POWER

C357

DUMMY-ST100U4VBM

A12
D10
B10
F9

1D5V_S0

1D35V_S0

C112
C86
C87
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1

1
2

Caps for VCCALVDS

Caps for VCCGPIO

TC3
ST100U4VBM

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

C336

SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1
SCD1U10V2MX-1

1D5V_S0

C297
DUMMY-SC22U10V-1

C80
SC10U6D3V5MX

2D5V_S3

C331
ST100U4VBM

SC: Populate
C331 for 2.5V
undershoot
issue

C313
SC10U6D3V5MX

C109
C85
SCD1U10V2MX-1 SC10U6D3V5MX

1
C130
SCD1U10V2MX-1

1
C84
SCD1U10V2MX-1

1
2

1
2

C113
SCD1U10V2MX-1

W21
AA19
AA17
T17
P17
U16
R16
N16
AA15
T15
P15
J15
U14
R14
N14
H14
T13
P13

AG29
AF29
AC29
AF27
AJ25
AF24
AB22
AJ21
AF21
AB20
AF18
AB18
AJ17
AB16
AF15
AB14
AJ13
AA13
AF12
AB12
AA11
AB10
AJ9
AF9
Y9
AB8
AA8
Y7
AF6
AB6
AA6

ST220U4VDM-6

1D35V_S0

90mA

VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
25mA VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM
VCCSM

ST100U4VBM

VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO
VCCDVO

1
C74
C60
SCD1U10V2MX-1 SCD1U10V2MX-1
2

1
C82
SC10U6D3V5MX

1
C72
SC10U6D3V5MX

U61D
P9
M9
K9
R8
N8
M8
L8
J8
H7
E6
M4
J4
E4
N1
J1
E1

Rev

SC

MOLOKAI
Sheet
E

of

39

DIMM1

DIMM2
Use old symbol change PN only

M_A_SR3
M_A4
M_A5
M_A_SR6
M_A_SR7
M_A_SR8
M_A_SR9
M_A_SR10
M_A_SR11
M_A_SR12

117
116

12 M_BS0_SR#
12 M_BS1_SR#
12 M_DATA_R_[71..0]

TPAD28
TPAD28
TPAD28

M_DATA_R_0
M_DATA_R_1
M_DATA_R_2
M_DATA_R_3
M_DATA_R_4
M_DATA_R_5
M_DATA_R_6
M_DATA_R_7
M_DATA_R_8
M_DATA_R_9
M_DATA_R_10
M_DATA_R_11
M_DATA_R_12
M_DATA_R_13
M_DATA_R_14
M_DATA_R_15
M_DATA_R_16
M_DATA_R_17
M_DATA_R_18
M_DATA_R_19
M_DATA_R_20
M_DATA_R_21
M_DATA_R_22
M_DATA_R_23
M_DATA_R_24
M_DATA_R_25
M_DATA_R_26
M_DATA_R_27
M_DATA_R_28
M_DATA_R_29
M_DATA_R_30
M_DATA_R_31
M_DATA_R_32
M_DATA_R_33
M_DATA_R_34
M_DATA_R_35
M_DATA_R_36
M_DATA_R_37
M_DATA_R_38
M_DATA_R_39
M_DATA_R_40
M_DATA_R_41
M_DATA_R_42
M_DATA_R_43
M_DATA_R_44
M_DATA_R_45
M_DATA_R_46
M_DATA_R_47
M_DATA_R_48
M_DATA_R_49
M_DATA_R_50
M_DATA_R_51
M_DATA_R_52
M_DATA_R_53
M_DATA_R_54
M_DATA_R_55
M_DATA_R_56
M_DATA_R_57
M_DATA_R_58
M_DATA_R_59
M_DATA_R_60
M_DATA_R_61
M_DATA_R_62
M_DATA_R_63

5
7
13
17
6
8
14
18
19
23
29
31
20
24
30
32
41
43
49
53
42
44
50
54
55
59
65
67
56
60
66
68
127
129
135
139
128
130
136
140
141
145
151
153
142
146
152
154
163
165
171
175
164
166
172
176
177
181
187
189
178
182
188
190

M_DATA_R_64
M_DATA_R_65
M_DATA_R_66
M_DATA_R_67
M_DATA_R_68
M_DATA_R_69
M_DATA_R_70
M_DATA_R_71

71
73
79
83
72
74
80
84

DM0_RESET#
DM0_A13
DM0_BA2

TP49
TP5
TP51

SCD1U10V2MX-1
2
1

1D25V_DDRVREF_S3

85
86
97
98
123
124
200
118
120
119

12 M_RAS_SR#
12 M_CAS_SR#
12 M_WE_SR#

112
111
110
109
108
107
106
105
102
101
115
100
99

3D3V_S0

1
2
197
199

BC17
202

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10 / AP
A11
A12

/CS0
/CS1
CKE0
CKE1
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

BA0
BA1
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
CK0
/CK0
CK1
/CK1
CK2
/CK2
SCL
SDA
SA0
SA1
SA2
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VREF
VREF
VDDSPD
VDDID

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

GND

GND

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC/(RESET#)
NC/A13
NC/BA2
NC
NC
NC
/RAS
/CAS
/WE

121
122

M_CS0_R# 7,12
M_CS1_R# 7,12

96
95

M_CKE0_R# 7,12
M_CKE1_R# 7,12

11
25
47
61
133
147
169
183
77
12
26
48
62
134
148
170
184
78

M_DQS_R0
M_DQS_R1
M_DQS_R2
M_DQS_R3
M_DQS_R4
M_DQS_R5
M_DQS_R6
M_DQS_R7
M_DQS_R8
M_DQS_R[0..8] 12

M_DM_R_[8..0] 12
CLK_DDR0 7
CLK_DDR0# 7
CLK_DDR1 7
CLK_DDR1# 7
CLK_DDR2 7
CLK_DDR2# 7

35
37
160
158
89
91

SMBC_ICH 3,17
SMBD_ICH 3,17

194
196
198
9
10
21
22
33
34
36
45
46
57
58
69
70
81
82
92
93
94
113
114
131
132
143
144
155
156
157
167
168
179
180
191
192

2D5V_S3

3
4
15
16
27
28
38
39
40
51
52
63
64
75
76
87
88
90
103
104
125
126
137
138
149
150
159
161
162
173
174
185
186

M_A3
M_A6
M_A7
M_A8
M_A9
M_A10
M_A11
M_A12

TPAD28 TP50
TPAD28 TP53
TPAD28 TP52

M_DATA_R_0
M_DATA_R_1
M_DATA_R_2
M_DATA_R_3
M_DATA_R_4
M_DATA_R_5
M_DATA_R_6
M_DATA_R_7
M_DATA_R_8
M_DATA_R_9
M_DATA_R_10
M_DATA_R_11
M_DATA_R_12
M_DATA_R_13
M_DATA_R_14
M_DATA_R_15
M_DATA_R_16
M_DATA_R_17
M_DATA_R_18
M_DATA_R_19
M_DATA_R_20
M_DATA_R_21
M_DATA_R_22
M_DATA_R_23
M_DATA_R_24
M_DATA_R_25
M_DATA_R_26
M_DATA_R_27
M_DATA_R_28
M_DATA_R_29
M_DATA_R_30
M_DATA_R_31
M_DATA_R_32
M_DATA_R_33
M_DATA_R_34
M_DATA_R_35
M_DATA_R_36
M_DATA_R_37
M_DATA_R_38
M_DATA_R_39
M_DATA_R_40
M_DATA_R_41
M_DATA_R_42
M_DATA_R_43
M_DATA_R_44
M_DATA_R_45
M_DATA_R_46
M_DATA_R_47
M_DATA_R_48
M_DATA_R_49
M_DATA_R_50
M_DATA_R_51
M_DATA_R_52
M_DATA_R_53
M_DATA_R_54
M_DATA_R_55
M_DATA_R_56
M_DATA_R_57
M_DATA_R_58
M_DATA_R_59
M_DATA_R_60
M_DATA_R_61
M_DATA_R_62
M_DATA_R_63

5
7
13
17
6
8
14
18
19
23
29
31
20
24
30
32
41
43
49
53
42
44
50
54
55
59
65
67
56
60
66
68
127
129
135
139
128
130
136
140
141
145
151
153
142
146
152
154
163
165
171
175
164
166
172
176
177
181
187
189
178
182
188
190

M_DATA_R_64
M_DATA_R_65
M_DATA_R_66
M_DATA_R_67
M_DATA_R_68
M_DATA_R_69
M_DATA_R_70
M_DATA_R_71

71
73
79
83
72
74
80
84

DM1_RESET#
DM1_A13
DM1_BA2

201

SKTSODIMM200-1U1
62.10017.311

85
86
97
98
123
124
200
118
120
119

7,12 M_RAS#
7,12 M_CAS#
7,12 M_WE#
1D25V_DDRVREF_S3

112
111
110
109
108
107
106
105
102
101
115
100
99
117
116

7,12 M_BS0#
7,12 M_BS1#

M_DM_R_0
M_DM_R_1
M_DM_R_2
M_DM_R_3
M_DM_R_4
M_DM_R_5
M_DM_R_6
M_DM_R_7
M_DM_R_8

195
193

M_A0

7,12 M_A0
7,12 M_AB1
7,12 M_AB2
7,12 M_A3
7,12 M_AB4
7,12 M_AB5
7,12 M_A6
7,12 M_A7
7,12 M_A8
7,12 M_A9
7,12 M_A10
7,12 M_A11
7,12 M_A12

SCD1U10V2MX-1
2
1

M_A1
M_A2

REVERSE TYPE

M_A_SR0

12 M_A_SR0
7,12 M_A1
7,12 M_A2
12 M_A_SR3
7,12 M_A4
7,12 M_A5
12 M_A_SR6
12 M_A_SR7
12 M_A_SR8
12 M_A_SR9
12 M_A_SR10
12 M_A_SR11
12 M_A_SR12

DM2

3D3V_S0

1
2
197
199

BC34
201

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10 / AP
A11
A12

/CS0
/CS1
CKE0
CKE1
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8

BA0
BA1
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

DM0
DM1
DM2
DM3
DM4
DM5
DM6
DM7
DM8
CK0
/CK0
CK1
/CK1
CK2
/CK2
SCL
SDA

NORMAL TYPE

DM1

SA0
SA1
SA2
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VREF
VREF
VDDSPD
VDDID

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

GND

GND

CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
NC
NC/(RESET#)
NC/A13
NC/BA2
NC
NC
NC
/RAS
/CAS
/WE

121
122

M_CS2_R# 7,12
M_CS3_R# 7,12

96
95

M_CKE2_R# 7,12
M_CKE3_R# 7,12

11
25
47
61
133
147
169
183
77

M_DQS_R0
M_DQS_R1
M_DQS_R2
M_DQS_R3
M_DQS_R4
M_DQS_R5
M_DQS_R6
M_DQS_R7
M_DQS_R8

12
26
48
62
134
148
170
184
78

M_DM_R_0
M_DM_R_1
M_DM_R_2
M_DM_R_3
M_DM_R_4
M_DM_R_5
M_DM_R_6
M_DM_R_7
M_DM_R_8

35
37
160
158
89
91

CLK_DDR3 7
CLK_DDR3# 7
CLK_DDR4 7
CLK_DDR4# 7
CLK_DDR5 7
CLK_DDR5# 7

195 SMBC_ICH
193 SMBD_ICH
194
196
198
9
10
21
22
33
34
36
45
46
57
58
69
70
81
82
92
93
94
113
114
131
132
143
144
155
156
157
167
168
179
180
191
192

3D3V_S0

(Normal Type)
DIMM 2(BOT side)

Montara-GM+
(BOT side)

2D5V_S3

3
4
15
16
27
28
38
39
40
51
52
63
64
75
76
87
88
90
103
104
125
126
137
138
149
150
159
161
162
173
174
185
186

(REVERSE TYPE)
DIMM 1(Top side)

202

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SKT-SODIMM200-7U
62.10024.481

Top Side

Title

BOT side

DDR Socket
Size
Document Number
Custom

Rev

SC

MOLOKAI

Date: Thursday, April 15, 2004

Sheet
E

10

of

39

1D25V_S0

0.01u_25V*24,0402-X7R

BC47
SCD01U16V2KX

BC49
SCD01U16V2KX

BC40
SCD01U16V2KX

BC36
SCD01U16V2KX

BC35
SCD01U16V2KX

BC37
SCD01U16V2KX

BC39
SCD01U16V2KX

BC42
SCD01U16V2KX

BC41
SCD01U16V2KX

BC38
SCD01U16V2KX

BC60
SCD01U16V2KX

BC59
SCD01U16V2KX

BC58
SCD01U16V2KX

BC62
SCD01U16V2KX

BC61
SCD01U16V2KX

BC51
SCD01U16V2KX

BC52
SCD01U16V2KX

BC46
SCD01U16V2KX

BC48
SCD01U16V2KX

BC50
SCD01U16V2KX

BC72
SCD01U16V2KX

BC73
SCD01U16V2KX

BC69
SCD01U16V2KX

BC67
SCD01U16V2KX

1
BC68
SCD1U10V2MX-1

1
BC74
SCD1U10V2MX-1

1
BC71
SCD1U10V2MX-1

1
BC81
SCD1U10V2MX-1

1
BC78
SCD1U10V2MX-1

1
BC85
SCD1U10V2MX-1

1
BC83
SCD1U10V2MX-1

1
BC82
SCD1U10V2MX-1

1
BC84
SCD1U10V2MX-1

1
BC57
SCD1U10V2MX-1

BC55
SCD1U10V2MX-1

0.1u_10V*24,0402-X5R

BC70
SCD1U10V2MX-1

1
BC66
SCD1U10V2MX-1

1
BC79
SCD1U10V2MX-1

1
BC80
SCD1U10V2MX-1

1
BC77
SCD1U10V2MX-1

1
BC97
SCD1U10V2MX-1

1
BC93
SCD1U10V2MX-1

1
BC91
SCD1U10V2MX-1

1
BC94
SCD1U10V2MX-1

1
BC95
SCD1U10V2MX-1

1
BC96
SCD1U10V2MX-1

BC92
SCD1U10V2MX-1

BC56
SCD1U10V2MX-1

FOR DDR SKTS POWER PIN


10u_6.3V*1,0805-X5R
0.1u_10V*24,0402-X5R

C318
SCD1U10V2MX-1

BC204
SCD1U10V2MX-1

BC195
SCD1U10V2MX-1

1
BC180
SCD1U10V2MX-1

BC202
SCD1U10V2MX-1

C317
SCD1U10V2MX-1

C319
SCD1U10V2MX-1

1
BC186
SCD1U10V2MX-1

BC203
SCD1U10V2MX-1

C333
SCD1U10V2MX-1

BC183
SCD1U10V2MX-1

BC182
SCD1U10V2MX-1

1
BC201
SCD1U10V2MX-1

1
2

BC193
SCD1U10V2MX-1

1
C314
SCD1U10V2MX-1

BC181
SCD1U10V2MX-1

1
2

C66
SCD1U10V2MX-1

1
BC192
SCD1U10V2MX-1

1
2

BC184
SCD1U10V2MX-1

1
BC194
SCD1U10V2MX-1

BC187
SCD1U10V2MX-1

1
2

BC191
SCD1U10V2MX-1

BC185
SCD1U10V2MX-1

1
C360
SC10U6D3V5MX

2D5V_S3

C332
SCD1U10V2MX-1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

DDR Decoupling CPA


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

11

of

39

SERIES DAMPING

PARALLEL TERMINATION
Put decap near power(1.25V) and pull-up resistor
1D25V_S0

M_DQS0

R338 10R2
1
2

M_DQS_R0

8
7
6
5

M_DATA2
M_DATA3
M_DATA6
M_DATA7

RN33
8
7
6
5

SRN10-1
1 M_DATA_R_2
2 M_DATA_R_3
3 M_DATA_R_6
4 M_DATA_R_7

RN32

SRN10-1

M_DQS1

1
2
3
4

M_DATA_R_4
M_DATA_R_5
M_DATA_R_0
M_DATA_R_1

M_DATA4
M_DATA5
M_DATA0
M_DATA1

R339 10R2
1
2

R384 10R2
1
2

M_DQS4
M_DATA32
M_DATA33
M_DATA36
M_DATA37

8
7
6
5

1
2
3
4

M_DATA38
M_DATA39
M_DATA34
M_DATA35

RN44
8
7
6
5

SRN10-1
1
2
3
4

RN47
M_DQS_R1

M_DQS_R4

M_DQS_R0

M_DATA_R_32
M_DATA_R_33
M_DATA_R_36
M_DATA_R_37
M_DATA_R_38
M_DATA_R_39
M_DATA_R_34
M_DATA_R_35

1
4
3
2
1

M_DATA_R_1
M_DATA_R_0
M_DATA_R_5
M_DATA_R_4

RN3
4
3
2
1
RN2

M_DQS_R1

56R2J
1

5
6
7
8

R342
M_DQS_R5

1D25V_S0
R412

56R2J

M_DATA_R_6
M_DATA_R_7
M_DATA_R_3
M_DATA_R_2

SRN10-1
R407 10R2
1
2

M_DQS5

R343

M_DQS_R4

2
5
6
7
8

SRN56-3
5
6
7
8

4
3
2
1

RN12 SRN56-3
5
4
6
3
7
2
8
1

SRN56-3

7,10 M_AB1

M_DATA_R_36
M_DATA_R_37
M_DATA_R_33
M_DATA_R_32

5
6
7
8

M_A3

7,10 M_AB5

M_A7

5
6
7
8

RN46 SRN56-3

8
7
6
5

1
2
3
4

M_DATA_R_45
M_DATA_R_40
M_DATA_R_41
M_DATA_R_44

M_DATA_R_13
M_DATA_R_12
M_DATA_R_9
M_DATA_R_8

4
3
2
1

RN31
8
7
6
5

SRN10-1
1 M_DATA_R_11
2 M_DATA_R_10
3 M_DATA_R_14
4 M_DATA_R_15

M_DATA46
M_DATA47
M_DATA42
M_DATA43

RN48
8
7
6
5

SRN10-1
1
2
3
4

M_DATA_R_46
M_DATA_R_47
M_DATA_R_42
M_DATA_R_43

M_DATA_R_15
M_DATA_R_14
M_DATA_R_10
M_DATA_R_11

RN1
4
3
2
1

RN34

SRN10-1

RN49

SRN10-1

RN4

M_DATA11
M_DATA10
M_DATA14
M_DATA15

M_DQS2
3

M_DATA45
M_DATA40
M_DATA41
M_DATA44

8
7
6
5

M_DATA20
M_DATA21
M_DATA16
M_DATA17

1
2
3
4

R358 10R2
2

M_DQS_R2

M_DQS6

R428 10R2
2

M_DATA_R_35
M_DATA_R_34
M_DATA_R_39
M_DATA_R_38

M_DATA_R_20
M_DATA_R_21
M_DATA_R_16
M_DATA_R_17

M_DATA53
M_DATA52
M_DATA49
M_DATA48

8
7
6
5

RN36
8
7
6
5

SRN10-1
1 M_DATA_R_22
2 M_DATA_R_18
3 M_DATA_R_23
4 M_DATA_R_19

M_DATA50
M_DATA54
M_DATA55
M_DATA51

RN50
8
7
6
5

SRN10-1
1 M_DATA_R_50
2 M_DATA_R_54
3 M_DATA_R_55
4 M_DATA_R_51

RN35

SRN10-1

RN51

SRN10-1

8
7
6
5

1
2
3
4

1
2
3
4

M_DATA_R_53
M_DATA_R_52
M_DATA_R_49
M_DATA_R_48

7,10 M_CS2_R#

5
6
7
8

M_WE#
M_BS0#
M_A10

4
3
2
1

5
6
7
8

RN45 SRN56-3

4
3
2
1

M_DATA_R_44
M_DATA_R_45
M_DATA_R_41
M_DATA_R_40

M_DATA_R_18
M_DATA_R_19
M_DATA_R_23
M_DATA_R_22

RN8
4
3
2
1

M_DQS3

R366 10R2
1
2

M_DQS_R3
M_DATA_R_24
M_DATA_R_25
M_DATA_R_28
M_DATA_R_29

M_DATA24
M_DATA25
M_DATA28
M_DATA29

8
7
6
5

M_DATA30
M_DATA27
M_DATA26
M_DATA31

RN40
8
7
6
5

SRN10-1
1 M_DATA_R_30
2 M_DATA_R_27
3 M_DATA_R_26
4 M_DATA_R_31

RN38

SRN10-1

M_DQS8

1
2
3
4

SRN56-3
5
6
7
8

RN16 SRN56-3
5
4
6
3
7
2
8
1

M_DATA_R_42
M_DATA_R_43
M_DATA_R_46
M_DATA_R_47

SRN56-3

RN17 SRN56-3

7,10 M_AB4

M_A1

R433
2

56R2J

8
7
6
5

M_DATA66
M_DATA67
M_DATA70
M_DATA71

RN37
8
7
6
5

M_DQS7

1
2
3
4

RN7
M_DQS_R3

M_DQS_R7

M_DATA_R_56
M_DATA_R_57
M_DATA_R_61
M_DATA_R_60

M_DATA56
M_DATA57
M_DATA61
M_DATA60

8
7
6
5

M_DATA63
M_DATA62
M_DATA59
M_DATA58

RN52
8
7
6
5

SRN10-1
1 M_DATA_R_63
2 M_DATA_R_62
3 M_DATA_R_59
4 M_DATA_R_58

RN53

SRN10-1

SRN56-3
5
6
7
8
SRN56-3

4
3
2
1

M_DATA_R_49
M_DATA_R_48
M_DATA_R_53
M_DATA_R_52

RN19 SRN56-3
5
4
6
3
7
2
8
1

M_DATA_R_51
M_DATA_R_55
M_DATA_R_54
M_DATA_R_50

RN21 SRN56-3

Put decap near power(1.25V) and pull-up resistor

56R2J

R432

M_DATA_R_28
M_DATA_R_29
M_DATA_R_24
M_DATA_R_25

4
3
2
1

M_DATA_R_31
M_DATA_R_27
M_DATA_R_26
M_DATA_R_30

RN6
4
3
2
1

56R2J

5
6
7
8

M_DQS_R7

2
4
3
2
1

M_DATA_R_61
M_DATA_R_60
M_DATA_R_57
M_DATA_R_56

RN20 SRN56-3
5
4
6
3
7
2
8
1

M_DATA_R_59
M_DATA_R_58
M_DATA_R_62
M_DATA_R_63

5
6
7
8

SRN56-3
5
6
7
8

RN10 SRN56-3

1
1
1
1

2
2
2
2

R388
R386
R367
R391

56R2J
56R2J
56R2J
56R2J

M_CKE0_R#
M_CKE2_R#
M_CKE1_R#
M_CKE3_R#

7,10
7,10
7,10
7,10

Put decap near power(1.25V) and pull-up resistor


5
6
7
8
RN9
5
6
7
8

M_DATA_R_65
M_DATA_R_64
M_DATA_R_68
M_DATA_R_69

M_DQS_R6

2
5
6
7
8

5
6
7
8
SRN56-3

M_DATA_R_71
M_DATA_R_70
M_DATA_R_66
M_DATA_R_67

Put decap near power(1.25V) and pull-up resistor

5
6
7
8

R373

M_CS3_R# 7,10

4
3
2
1
SRN56-3
4
3
2
1

2 R382 56R2J

M_CS0_R# 7,10

2 R409 56R2J

M_CS1_R# 7,10

R3891
R3851
R3901
R3871

56R2J
56R2J
56R2J
56R2J

M_A12
M_A8
M_A9
M_A11

2
2
2
2

RN11 SRN56-3
R374
56R2J
1
2

M_DM_R_0
M_DM_R_1
M_DM_R_2
M_DM_R_3
M_DM_R_4
M_DM_R_5
M_DM_R_6
M_DM_R_7
M_DM_R_8

R340
R341
R359
R371
R410
R411
R431
R430
R372

1
1
1
1
1
1
1
1
1

2
2
2
2
2
2
2
2
2

56R2J
56R2J
56R2J
56R2J
56R2J
56R2J
56R2J
56R2J
56R2J

M_DQS_R[8..0] 10
M_DQS[8..0] 7
M_DATA[71..0] 7
M_DATA_R_[71..0] 10

M_A[12..0] 7,10
M_DM_R_[8..0] 10

RN22 SRN56-3
M_DM[8..0] 7

R368 10R2
2

M_DATA65
M_DATA64
M_DATA68
M_DATA69

R429 10R2
1
2

M_CAS#
M_RAS#
M_BS1#

Put decap near power(1.25V) and pull-up resistor

4
3
2
1

M_A5
M_A0

M_DQS_R8
M_DATA22
M_DATA18
M_DATA23
M_DATA19

4
3
2
1

RN14 SRN56-3

M_DQS_R5

2
5
6
7
8

56R2J

M_DATA_R_17
M_DATA_R_16
M_DATA_R_21
M_DATA_R_20

56R2J

4
3
2
1

M_DQS_R2

M_AB2 7,10

RN18 SRN56-3
R413

5
6
7
8

R360
M_DQS_R6

M_A6

RN13 SRN56-3

RN15
M_DATA_R_8
M_DATA_R_9
M_DATA_R_12
M_DATA_R_13

M_DATA8
M_DATA9
M_DATA12
M_DATA13

M_A2
M_A4

4
3
2
1

Put decap near power(1.25V) and pull-up resistor

Put decap near power(1.25V) and pull-up resistor

56R2J
1

4
3
2
1

M_DQS_R8
1
2
3
4

M_DATA_R_65
M_DATA_R_64
M_DATA_R_68
M_DATA_R_69
RN42

SRN10-1
1 M_DATA_R_66
2 M_DATA_R_67
3 M_DATA_R_70
4 M_DATA_R_71

M_A10

7,10 M_BS1#

7,10 M_RAS#
7,10 M_BS0#

4
3
2
1

5
6
7
8

M_BS1_SR# 10
M_A_SR10 10
M_RAS_SR# 10
M_BS0_SR# 10

Command Signals

SRN10-1
RN39

M_DM0

SRN10-1
R336 10R2
M_DM_R_0
1
2

M_DM1

R337 10R2
2

M_DM_R_1

M_DM2

R357 10R2
2

M_DM_R_2

7,10 M_WE#
RN41

M_DM3

R370 10R2
1
2

M_DM_R_3

M_DM4

R383 10R2
1
2

M_DM_R_4

M_DM5

R408 10R2
1
2

M_DM_R_5

M_DM6

R426 10R2
1
2

M_DM_R_6

M_DM7

R427 10R2
2

M_DM_R_7

M_DM8

R369 10R2
1
2

USE Topology 2

R406
1

M_A0
M_A7
M_A8
M_A3

4
3
2
1

M_WE_SR# 10

M_CAS_SR# 10

10R2
5
6
7
8

M_A_SR0
M_A_SR7
M_A_SR8
M_A_SR3

5
6
7
8

M_A_SR12 10
M_A_SR6 10
M_A_SR11 10
M_A_SR9 10

10
10
10
10

R405
7,10 M_CAS#

1
10R2

SRN10-1
RN43
M_A12
M_A6
M_A11
M_A9

4
3
2
1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SRN10-1

Title

DDR Serial/Terminator Resistor


Size
A3

Document Number

M_DM_R_8
Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet
E

12

of

39

CRT

Ferrite bead impedance:


75ohm@100MHz
2

CRT_VCC_S0

F9
1

CRT_VCC_1_S0

FUSE-1A6V

R415
3K3R2

R80

R81

BAV99-2
D45
2

6
11
1

CRT_R

CRT_G
SB: for SIV pass

1
CRT_B

BAV99-2
D46
2

CLK_DDC1_5
1

BAV99-2
2

14
2

HSYNC_5

16
FOX-CONN15-2-U
20.20305.015

TSAHCT125
L6

R100

VSYNC_5

6
U25B

JVGA_VS

33R2

33R2
7

TSAHCT125
C116
DUMMY-SC3D3P50V

8 DAC_VSYNC

JVGA_HS

MH2

33R2
14

33R2

L5

8 DAC_HSYNC

JVGA_VS

3
1

U25A

JVGA_HS

C482
SC47P50V2JN

BC63
SCD1U10V2MX-1

5V_S0

7
12
2
8
13
3
9
14
4
10
15
5

DAT_DDC1_5

75R2F 75R2F 75R2F

R78

MH1

MLB-160808-10

2
1

2
1

2
1

R79

17

2
1

C90

CRT1
R414
3K3R2

C481
SC47P50V2JN

SC15P50V2JN

SC15P50V2JN

SC15P50V2JN

C89

L20

C88

BC189
SCD01U16V2KX

MLB-160808-10
1

SSM5817SL

D44

8 DAC_BLUE

5V_S0

L19

5V_S0

CRT_R
CRT_G
CRT_B

MLB-160808-10

8 DAC_GREEN

D20

L18

8 DAC_RED

C117
DUMMY-SC3D3P50V

CLOSE TO CRT CONN

Layout Note:
Must be a ground return path for
CRT_R,CRT_G,CRT_B

DDC_CLK & DATE LEVEL SHIFT


2

3D3V_S0

Q40

R434
2K2R3
2

R435
2K2R3
2

R416
10KR2

3D3V_S0

8 DAT_DDC1

3 DAT_DDC1_5

Q41
8 CLK_DDC1

2N7002

2N7002
3

CLK_DDC1_5

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

CRT CONN.
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

13

of

39

DCBATOUT

3D3V_S0

R297
10KR2

SCD1U50V3ZY

C40
SC4D7U35V-U

D4

CONN

C12

NB_BL_ON

BACKLT_OFF#

COVERUP 28,30

01/30/04
FPBACK

NB_BL_ON 8

TXOUT1+ 8
TXOUT1- 8

TXOUT0+
TXOUT0-

TXOUT0+ 8
TXOUT0- 8

32
AMP-CONN30D-1-U
20.D0144.215

C284
C286
C294
C2911
C283
C285
C287
C289

SC1000P50V
SC1000P50V
SC1000P50V
2 SCD1U16V
SC1000P50V
SC1000P50V
SC1000P50V
SC1000P50V

1
2

1
2

TXOUT2+ 8
TXOUT2- 8

TXOUT1+
TXOUT1-

3D3V_AUX

1
2

TXCLK+ 8
TXCLK- 8

5V_S0

Change Inv1 to 20.D0144.215


2nd source:20.D0070.215

PWR_STBY_LED#
80211_LED#
FPBACK
BRIGHTNESS
HDD_LED#
CAPS_LED#
NUM_LED#
CHARGE_LED#

3D3V_S0

U4
SI3445DV-U
4

6
5
2
1

1
1

R304
200KR2J
3
2

C19
C18
SC1U10V3ZY SC1U10V3KX
3D3V_S0

TSLCX14-U

LAN_R_ON 19

46

LCDVDD_ON

R279
1KR2
3

12KR2J
01/19/2004

S0/S1
(PWR_LED#)

Sleep / Waking LED

(STDBY_LED#)

S4

S5

LOW

HIGH

S3

HIGH

HIGH

Functions

HIGH

LOW

HIGH

HIGH

Disk Media

readable
(Don't flash during waking)

readable

HDD,ODD access indicator

not readable

(CHARGE_LED#)

On when charging.
Flashing when charging error is occured.

not readable

Wireless LED

On when wireless is On

not readable

NUM Lock

On when Number key is locked

not readable

CAPS Lock

On when Caps lock is On

not readable

(80211_LED#)
(NUM_LED#)
(MEDIA_LED#)

when LID is closed

Charging LED

(MEDIA_LED#)

D
Q35
2N7002

1
G
2

R654
100KR2
2

JAE-CON44
20.F0577.044

2
S1N4148-U
R278
1
2

8 LCDVDD_ON

U6B

TSLCX14-U

D43

U6A
14

14

3D3V_S0

80211_LED#

Power On / Battery Low LED

3D3V_LCD_S0

Layout 40 mil

C3
SCD1U16V

TXOUT2+
TXOUT2-

80211_LED#

MH2
55

TXCLK+
TXCLK-

HDD_LED# 26
CAPS_LED# 28
NUM_LED# 28
CHARGE_LED# 35
SCROLL_LED# 28

54

DAT_DDC_EDID 8
CLK_DDC_EDID 8

RB731U
HDD_LED#
CAPS_LED#
NUM_LED#
CHARGE_LED#
SCROLL_LED#

53

3D3V_S0

FPBACK

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29

BACKLT_OFF# 16

C293
SCD1U16V

52

3D3V_S0

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30

01/28/2004

C295
SCD1U16V

51

BRIGHTNESS

C290
SCD1U16V

3D3V_S3
28 BRIGHTNESS

SCD1U16V

50

PWR_STBY_LED#

17 PWR_STBY_LED#

C292

49

DUMMY-R2
C1

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

48

C2

SCD1U16V

45

SCD1U16V

SC10U10V5ZY

LCD1
47
MH1

01/27/2004
C17

INV1

25,28 KBC_SPKR

31

R668
3D3V_LCD_S0

LCD

INVERTER/LED

Layout 40 mil

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

LCD CONN & INVERTER


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

14

of

39

3D3V_S0
R16

TV3D3VA_S0
3D3V_S0

Layout
40 mil

1
BC30
SCD1U16V

BC13
DUMMY-SCD1U16V
DUMMY-SCD1U16V
2

BC12

BC14
SC4D7U10V5ZY

C731
SC1000P50V

C732
SC1000P50V

C733
SC1000P50V

R303

33R5
1

1
BC31
SCD1U16V

0R5J-1
BC15
SCD1U16V

TV3D3V1_S0
1

3D3V_S0

SC: Add
1000p for
EMI

BC175
BC176
SCD1U16V

BC174
DY-SC22U10V6ZY-U

BC11
SC1000P50V

C734
SC1000P50V

SC22U10V6ZY-U
SC: Add
1000p for
EMI

TV3D3V2_S0
R300
1

2
1

0R5J-1

BC171
SCD1U16V

1D5V_S0

SC: Add
1000p for
EMI

SC: Add
1000p for
EMI

R327

TV1D5V_S0

BC177
DUMMY-SCD1U16V

BC178
SC4D7U10V5ZY

C736
SC1000P50V

1
R44
10KR2
TV3D3VA_S0 TV3D3V1_S0

TV1D5V_S0

TV_VREF

PCIRST#_3

8 TV_STALL

TV_ISET

25
24
23
22
21
20
19
9
2

RESET#
BCO
P-OUT
ISET

C/HSYNC
C/R
Y/G

48
38
37

CRMA 37

R322
75R2F

C729
SC: Add
47pF for
EMI issue

40
34

6
11
64

16
17
41

26
27
28
29
30
31
32

R302
140R3F

CRMA

NC
NC
NC
NC
NC
NC
NC

SC22P50V2JN-1

13
47
46
35

DUMMY-R2
R15
2

TV_XI

TV_CVBS1

XTAL-14D318M
7,17,18,19,20,21,23,27,28
82.30005.171

36
39

SC47P50V2JN

BC10
1
2

CVBS
CVBS/B

X1
2

XO
XI/FIN

TV_D0
TV_D1
TV_D2
TV_D3
TV_D4
TV_D5
TV_D6
TV_D7
TV_D8
TV_D9
TV_D10
TV_D11

43
42

XCLK
XCLK#

SD
SC

63
62
61
60
59
58
55
54
53
52
51
50

GND
GND

57
56

8 TV_CLK
8 TV_CLK#

TV_XO

TV_D[0..11] 8
D[0]
D[1]
D[2]
D[3]
D[4]
D[5]
D[6]
D[7]
D[8]
D[9]
D[10]
D[11]

DGND
DGND
DGND

14
15

8 TV_I2C_DATA
8 TV_I2C_CLK

BC29
1
2
SC22P50V2JN-1

2 10KR2
2 10KR2

1
1

VREF
H
V
GPIO[1]
GPIO[0]
AS

AGND
AGND
AGND

R43
R42

U14

NC
NC
NC
NC
NC
NC
NC
NC
NC

33
VDD

8 TV_HSYNC
8 TV_VSYNC

3
4
5
7
8
10

18
44
49
12
1
45

R41
10KR2

BC32
SCD1U16V
2

TV3D3V2_S0

AVDD
AVDD
DVDD
DVDD
DVDD
DVDDV

BC179
SCD1U16V

2
0R5J-1

C735
SC1000P50V

TV1D5V_S0

BC172
SC4D7U10V5ZY

CH7011-F

AS pull-down

1
2

AS pull-up

0X76

(int. pull-up)

SC47P50V2JN

R301
75R2F

75 Ohm close to chip

CH7011 Addresss:
0X75

LUMA 37

LUMA

C730

3D3V_S0
1

Power up default:
NTSC

GPIO0 pull-down

PAL

GPIO0 pull-up

3,7,8,9,10,13,14,16,17,18,19,20,21,22,24,25,26,27,29,30,31,32,36,38,39

3D3V_S0

Wistron Corporation

1D5V_S0

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

(int. pull-up)
7,8,9,16,18,27,38,39

Title

1D5V_S0

TV_ENCODER
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

15

of

39

3D3V_S5
U49A

ICH_GPIO41

10KR2
1

RADIO_ON

3 CLK48_ICH
ON

CLK48

OFF

SW2

B23
CHKPW
BOOTBLOCK#

1
2

USBRBIAS#

A23

USBRBIAS

4
3

AC'97
I/F

R489
18D2R3F
2

CHKPW
ENABLE

ICH4-M-U

SW2-3

ON

ON

C419
DUMMY-C2

Place R220 near S/B


PIDE_D[0..15] 26
PIDE_A[0..2] 26
SIDE_D[0..15] 26
SIDE_A[0..2] 26

EE_DIN, EE_DOUT,

R523

LAD[3:0]#/FWH[3:0]#,

ICH4 internal 20K pull-ups

LDRQ[1:0],

LAN_RXD[2:0]

ICH4 internal 10K pull-ups

AC_BITCLK, AC_RST#, AC_SDIN[2:0],

ICH4 internal 20K pull-downs

USB[5:0][P,N]

26 PIDE_IORDY
3D3V_S0

ICH4 internal 15K pull-downs


PDDREQ / SDDREQ

R527

PIDE_A0
PIDE_A1
PIDE_A2

4K7R2

ICH4 internal 11.5K pull-downs

Y11
W11
W10
AB10
W9
AC9
Y9
AB9
AA8
Y8
AB8
AA7
AA10
Y10
AC11
AB11

AA13
AB13
W13
Y13
AB14

26 PIDE_CS1#
26 PIDE_CS3#

ICH4 internal 100K pull-downs

LANCLK

W12
Y12
AA11
AC12
AB12

26 PIDE_IOW#
26 PIDE_DACK#
26 PIDE_DREQ
26 PIDE_IOR#

AC_SDOUT, AC_SYNC, DPRSLPVR, SPKR

PDD[7]/SDD[7],

4K7R2

PME#, PWRBTN#

GNT[B:A]#/GNT[5]#/GPIO[17:16],

2
2
2
2

R518
R519

1
1

2 0R2-0
2 0R2-0

1
1 2

HUB_VREF
R194
113R3F

C400

SCD01U16V2KX

MDC_AC_SYNC 29
AC_SYNC 24
AC_SDATA_DOUT 24
MDC_AC_DOUT 29

CODEC_AC_RST# 24
MDC_AC_RST# 29
R517

Place these resistor near


S/B as possible

AC_SDATA_DOUT1

RESERVED FOR VERSION DETECTION

PDD15
PDD14
PDD13
PDD12
PDD11
PDD10
PDD9
PDD8
PDD7
PDD6
PDD5
PDD4
PDD3
PDD2
PDD1
PDD0

SDD15
SDD14
SDD13
SDD12
SDD11
SDD10
SDD9
SDD8
SDD7
SDD6
SDD5
SDD4
SDD3
SDD2
SDD1
SDD0

Y17
AA17
Y16
AB16
Y15
AA15
AC15
Y14
AA14
W14
AB15
W15
AC16
W16
AB17
W17

SIDE_D15
SIDE_D14
SIDE_D13
SIDE_D12
SIDE_D11
SIDE_D10
SIDE_D9
SIDE_D8
SIDE_D7
SIDE_D6
SIDE_D5
SIDE_D4
SIDE_D3
SIDE_D2
SIDE_D1
SIDE_D0

R503
10KR2

R488
DUMMY-10KR2

PLANARID0
PLANARID1

R504
DUMMY-10KR2

PDIOW#
PDDACK#
PDDREQ
PDIOR#
PIORDY

SDIOW#
SDDACK#
SDDREQ
SDIOR#
SIORDY

PDA0
PDA1
PDA2

SDA0
SDA1
SDA2

PDCS1#
PDCS3#

SDCS1#
SDCS3#
IRQ14
IRQ15

ICH4 IDE Integrated Series Termination Resistors

AA18
AB19
AB18
Y18
AC19
AA20
AC20
AC21

SIDE_IOW# 26
SIDE_DACK# 26
SIDE_DREQ 26
SIDE_IOR# 26
SIDE_IORDY
SIDE_A0
SIDE_A1
SIDE_A2

R219

Planar ID(1,0)
SA: 0, 0
SB: 0, 1
SC: 1, 0
-1: 1, 1

R487
10KR2

1
1
1
1

C399

3D3V_S0
PIDE_D15
PIDE_D14
PIDE_D13
PIDE_D12
PIDE_D11
PIDE_D10
PIDE_D9
PIDE_D8
PIDE_D7
PIDE_D6
PIDE_D5
PIDE_D4
PIDE_D3
PIDE_D2
PIDE_D1
PIDE_D0

2 PIDE_DACK#

ICH4 Integrated Pull-up and Pull-down Resistors

R515
R514
R521
R520

BC133
SCD01U16V2KX

3D3V_S0

AC_SDATA_IN0 24
AC_DIN1 29
TP111
TPAD28
R516
DUMMY-R2

SB: Change
R514 and R521
from 0 ohm to
33R2 for solve
under voltage
33R2
33R2
33R2
33R2

U49E

R507 4K7R2
1
2 SIDE_DACK#

3D3V_S0

ICH_AC_BITCLK 24

BC236
SC10P50V2JN-1

HUB_VSWING
R196
147R3F

DUMMY-1KR3
1

BOOTBLOCK
ENABLE

R493
10R2

SW1-4

TP38
TP37
TPAD28
TP39
TPAD28
TP36
TPAD28
TP113
TPAD28
TP41
TPAD28
TP35
TPAD28
TP112
TPAD28
TPAD28
TP115
TP116
TPAD28
TP114
TPAD28
TP40
TPAD28
TPAD28

LAN_RSTSYNC

HDS402E

BC132

CLK66_ICH 3

C9 ICH_AC_SYNC
D9 ICH_AC_DOUT
B8
C13
AC_RST#
D13
A13
B13 ICH_AC_DIN2

AC_SYNC
AC_SDOUT
AC_BIT_CLK
AC_RST#
AC_SDIN0
AC_SDIN1
AC_SDIN2

CLOSE TO PIN with in 0.5"


10 mil trace,20 mil space

HUB_VSWING
HUB_VREF

D11
D10
C12
A8

EE_DIN
EE_CS
EE_SHCLK
EE_DOUT

F19

10KR2

EEPROM
I/F

CLK48_ICH

PLANARID1

30 THRM_SDN_EN#

R486

ICH_GPIO41
CHKPW
BOOTBLOCK#

PLANARID0

14 BACKLT_OFF#

R197

R608

A10
A9
A11
B10
C10
A12
B11
C11

LAN_RXD0
LAN_RXD1
LAN_RXD2
LAN_TXD0
LAN_TXD1
LAN_TXD2
LAN_RSTSYNC
LAN_CLK

1
48D7R3F

10KR2
1

EN_HP_OUT
BAY_PWROFF#

26 BAY_PWROFF#
19 RADIO_ON

R23
R22
M23
T21

HICOMP
HI_VSWING
HIREF
CLK66

GPIO32
GPIO33
GPIO34
GPIO35
GPIO36
GPIO37
GPIO38
GPIO39
GPIO40
GPIO41
GPIO42
GPIO43

2
HL_STB 7
HL_STB# 7

EN_HP_OUT

J20
G22
F20
G20
F21
H20
F23
H22
G23
H21
F22
E23

P21
N20

HI_STB/HI_STBS
HI_STB#/HI_STBF

Close to pin

SCD1U10V2MX-1

3D3V_S0

35 CHARGE_OFF
27 FWH_WP#

OC0#
OC1#
OC2#
OC3#
OC4#
OC5#

LAN I/F

R269

B15
C14
A15
B14
A14
D14

R195
226R3F

29 USB_OC#4

SRN10K-2
3D3V_S0

USB_OC#0
USB_OC#1
USB_OC#2
USB_OC#3
USB_OC#4
USB_OC#5

1D5V_S0

THRM_SDN_EN#
BAY_PWROFF#
CHKPW
BOOTBLOCK#

8
7
6
5

R492
56R2J

Banias/Odem RDDP
P.120
When board
impedance is 55
+/-15% Ohm
36.5 ohm to GND

TP32
TP31
TPAD28
TPAD28
29 USB_OC#0

RN58
1
2
3
4

1D5V_S0

Banias/Montara-GM
Checklist Ver.2.0
48.7 ohm 1% pull
up to 1D5V_S0

SCD1U10V2MX-1

3D3V_S0

USBP5
USBN5

HI0
HI1
HI2
HI3
HI4
HI5
HI6
HI7
HI8
HI9
HI10
HI11

USBP3
USBN3
USBP4
USBN4

USBP0P
USBP0N
USBP1P
USBP1N
USBP2P
USBP2N
USBP3P
USBP3N
USBP4P
USBP4N
USBP5P
USBP5N

26
26
29
29

USBP1
USBN1
USBP2
USBN2
USBP3
USBN3

TP124
TP125
TP126
TP127

HL_0
HL_1
HL_2
HL_3
HL_4
HL_5
HL_6
HL_7
HL_8
HL_9
HL_10
HL_11

1 2

SRP10K

TPAD28
TPAD28
TPAD28
TPAD28

HUB INTERFACE LAYOUT


Route signals with 20 mil space routing. to
others group traces
Signals must match +/- 0.1" of HUB_STB/STB#
signals.

HL_[10..0] 7
L19
L20
M19
M21
P19
R19
T20
R20
P23
L22
N22
K21

29 USBP0
29 USBN0

USB_OC#1
USB_OC#5
USB_OC#4

C20
D20
A21
B21
C18
D18
A19
B19
C16
D16
A17
B17

HUBLINK

10
9
8
7
6

USB_I/F

USB_OC#0
USB_OC#3

1
2
3
4
5

GPIO

RP2
USB_OC#2

26
2

3D3V_S0

4K7R2

AB21
AC22

SIDE_CS1# 26
SIDE_CS3# 26

AC13
AA19

PIDE_IRQ14 26
SIDE_IRQ15 26

ICH4-M-U

PDD[15:0],SDD[15:0],PDIOW#,SDIOW#,
1

PDIOR#,PDIOW#,PDREQ,SDREQ,
PDDACK#, SDDACK#, PIORDY,SIORDY,

approximately 33 ohm

3D3V_S0

R592 4K7R2
1
2 PIDE_IOW#
1

PDA[2:0],SDA[2:0], PDCS1#,SDCS1#,
PDCS3#,SDCS3#,IRQ14,IRQ15,
3D3V_S0

RN59
2
1

2 PIDE_IOR#

R593 4K7R2
R594 4K7R2
1
2 SIDE_IOW#
1

3D3V_S0
3
4

Wistron Corporation

PIDE_IRQ14
SIDE_IRQ15

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

SRN8K2J
Title

ICH4-M (1 of 3)
Size
A3

2 SIDE_IOR#

Document Number

R595 4K7R2
Date: Thursday, April 15, 2004
A

Rev

SC

MOLOKAI
Sheet
E

16

of

39

PCI/Interrupt I/F Pullups


3D3V_S0
PCI_PLOCK#
PCI_DEVSEL#
PCI_PERR#
PCI_IRDY#

PCI_C/BE#[3..0] 19,21,23

23 PCI_REQ#4
21 PCI_REQ#1
19 PCI_REQ#0

23 PCI_GNT#4
TPAD28 TP110
TPAD28 TP109
21 PCI_GNT#1
19 PCI_GNT#0

SRN8K2-U
19,21,23 PCI_FRAME#
19,21,23 PCI_IRDY#
19,21,23 PCI_TRDY#
19,21,23 PCI_DEVSEL#
19,21,23 PCI_STOP#
19,21,23 PCI_PAR
19,21,23 PCI_PERR#
21 PCI_PLOCK#
19,21,23 PCI_SERR#

1
1

RTCX2

5,7 CC_CPUPWRGD
5 CC_INTR
5 CC_NMI
5 CC_SMI#
R496
5 CC_IGNNE#
56R2J
28 ICH_A20GATE
R495
28 RCIN#
1
2
56R2J
5,27 CC_INIT#

J22

19,21,28 PCI_SERIRQ
27,28 LPC_LFRAME#
VCC_RTC_S5

TPAD28 TP121
TPAD28 TP120

27,28 LPC_LAD[3..0]
R525
100KR2

T5
LPC_LDRQ0# U3
LPC_LDRQ1# U4
LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3

T2
R4
T4
U2
AA4

R234
10MR2J

APICCLK
APICD0
APICD1

AGPBUSY#/GPIO6
GPIO7
GPIO8

STPCLK#
A20M#
CPUSLP#
CPUPWRGD
INTR
NMI
SMI#
IGNEE#
A20GATE
RCIN#
FERR#
INIT#

GPIO12
GPIO13
STP_PCI#/GPIO18
SLP_S1#/GPIO19
STP_CPU#/GPIO20
C3_STAT#/GPIO21
CPUPERF#/GPIO22
SSMUXSEL/GPIO23
CLKRUN#/GPIO24
GPIO25
GPIO27
GPIO28

SERIRQ
LFRAME#/FWH4
LDRQ0#
LDRQ1#
LAD0/FWH0
LAD1/FWH1
LAD2/FWH2
LAD3/FWH3
SUSCLK

8,30 PM_SUS_CLK

ICH_VBIAS
RTCX1
RTCX2

W6
W7
AB6
AA6
AB5
Y6
AC7
AC6

CC_DPSLP#

V20
U23

RTCRST#
25,30 G768D_PWROK
30 RSMRST#

S5
OK

VCC_RTC_S5

X4

3D3V_S5

X-32D768KHZ-12-U

R2
R3
V4

BC154
1
2
R541
10KR2

AGPBUSY# 7
ECSMI 28
ECSWI 28

INTRUDER#
RTCRST#
PWROK
RSMRST#
VCCRTC
VBIAS
RTCX1
RTCX2

SLP_S3#
SLP_S4#
SLP_S5#
RI#
PWRBTN#
SYS_RESET#
LAN_RST#
BATLOW#/TP0
SUS_STAT#/LPCPD#
VGATE/VRMPWRGD
THRMTRIP#
THRM#
SMLINK0
SMLINK1
SMBDATA
SMBCLK
SMBALERT#/GPIO11
SPKR

DPRSLPVR
DPSLP#

CLK14

V5
W3

SC12P50V2JN-1

BAY_PWROK# 26

Y21
W18
PM_SLP_S1#_G
W19
PM_C3_STAT#
T3
PM_CPUPERF#
Y20
J21
ICH_GMUXSEL#
PCI_CLKRUN#
AC2
V2
EXT_POR_L
W1
W4 PWR_LED# R673 1
Y4
Y2
AA2 PM_SLP_S5#
R543 1
Y1 ICH_RI#
AA1
SYS_RESET#
Y3
Y5
BATLOW#
AB2
AB3
PM_SUS_STAT#
V19
W20
THRMTRIP#
V1
PM_THRM#
AC3
AB1
AB4
AC4
AA5

R165

ECSCI 28

BAY_PWROK#

PM_STPCPU# 3,32
TPAD28
TP119
TPAD28
TP93
TPAD28
TP91

PM_SLP_S1#_G

PM_SLP_S3#

PM_SLP_S1#

VCC

GND

BC134
DUMMY-SCD1U16V3KX

DUMMY-NC7SZ08-U
2

PM_SLP_S3# 24,30,33,34,36
PM_SLP_S4# 28,31,34,35,36
TP122
TPAD28
3D3V_S5

3D3V_S5

5V_S0

3D3V_S0

SB_PWRBTN# 31
1
PM_SUS_STAT# 28
VGATE 32

R542

10KR2

PM_THRM# 8,30

R528
0R2-0

RN61
SRN4D7KJ

SMBD_SB
SMBC_SB
SMB_ALERT#

H23

SB_SPKR

SB_SPKR 25

J23

CLK14_ICH

CLK14_ICH 3

RN27
SRN10KJ

Q49

3
2
2N7002

SMBC_SB
SMBD_SB

Should go high no sooner than 10mS


after both +3VRUN and +1.5VRUN
have reach their nominal voltage

3D3V_S5

1 2
VCC_IO_S0
2

Should go high no sooner than 10mS


after both +3VSUS and +1.5VSUS
have reach their nominal voltage

BC233
SMB_ALERT#
DUMMY-SC10P50V2JN-1

56R2J

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

3D3V_S0

R490
1

R498

10KR2

SB_SPKR
THRMTRIP# 1

R524

H/W Strapping

R497
56R2J

PM_THERMTRIP# 5

DUMMY-1KR2

Stuff for No Reboot

Title

ICH4-M (2 of 3)
Size
Document Number
Custom
Date: Thursday, April 15, 2004

SMBD_ICH 3,10

R491
DUMMY-33R2

CLK termination
close to ICH4

If ICH-4 LAN not used,10K ohm


PD
or connect directly to
----RSMRST#(SUSPWROK)
But in Bon conncet to
PWROK(DELAY_IMVP_PWRGD)

SMBC_ICH 3,10

Q48
2
2N7002

D
ICH4-M-U

PM_SLP_S1# 3

3D3V_S5

PCI_CLKRUN# 19,21,23
EXT_POR_L 23
MUTE 25
PWR_STBY_LED# 14

2 0R2-0
01/30/04

2 10KR2

2
0R2-0
U41

PM_STPPCI# 3

32 DPRSLPVR
5,7 CC_DPSLP#

BC156
2

SC12P50V2JN-1

3
4

PCI_GNTB#

J19
H19
K20
V23
AB23
U21
Y23
AB22
V21
W23
W21
Y22
U22
AA21
V22

5 CC_STPCLK#
5 CC_A20M#

VCC_IO_S0

1
2

2
1
RTCX1

10KR2
2

5 CC_CPUSLP#

5 CC_FERR#

SCD047U25V3KX

2
1

PCI_GNTA#

BC146

R233
10MR2J

U49B
R506
1

TP92
TPAD28

MUTE

DUMMY-10KR2
R494 1
2 100KR2
VGATE
R526 1
2 100KR2 RSMRST#

ICH_VBIAS

ICH4-M-U

BC264

PCI_CLKRUN#
AGPBUSY#

1
2

SRN10KJ
1
2

4
3

RN69

SCON3
21.D0010.103

SRN10KJ
3D3V_S0

1 2

BATLOW#
SYS_RESET#

RTCRST# delay
18~25ms

ICH_VBIAS

BIOS NOTE:
BIOS should disable PM_STPCPU# on CK_Titan.
(Use H_DPSLP# instead)

1
2

SC10P50V2JN-1

4
3

RN68

PCI_C/BE#3
PCI_C/BE#2
PCI_C/BE#1
PCI_C/BE#0

4
BC136
SCD1U10V2MX-1

R522
10R2

3D3V_S5

TP117
TPAD28
TP118
TPAD28

CLKPCIF_ICH

N4
M4
K4
J2

1
2
3

ICH_GPIO5
PM_THRM#

C/BE3#
C/BE2#
C/BE1#
C/BE0#

2 RTBAT

2 8K2R2
2 8K2R2

PCI_PLOCK#
ICH_PME#

FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
PAR
PERR#
PLOCK#
SERR#
PME#
PCIRST#
PCICLK

1KR2

R539 1
R540 1

F1
L5
F2
M3
F3
G1
L4
M2
K5
W2
U5
P5

GP1
GAP-OPEN
RTCRST#

19,21,23 ICH_PME#
7,15,18,19,20,21,23,27,28 PCIRST#_3
3 CLKPCIF_ICH

GNT4#
GNT3#
GNT2#
GNT1#
GNT0#
GNTB#/GNT5#/GPIO17
GNTA#/GPIO16

RB751V-40-U

3D3V_S0

PCI_GNTB#
PCI_GNTA#

D6
B7
A7
E6
C1
C5
E8

ICH_PME#
Internal
Pull-up

PCI_GNT#3
PCI_GNT#2

180KR2

PIRQE#
PCI_REQB#
PCI_REQ#3
PCI_REQ#4

R68

SRN8K2-U

8
7
6
5

RTCRST#

3
4

1
2
3
4

LAYOUT:
MAKE PAD
ACCESSABLE

D26

2
1

8
7
6
5

5
R199

RN60

1
2
3
4

REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
REQB#/REQ5#/GPIO1
REQA#/GPIO0

RTC1

RN64
PCIRST#_3
PIRQG#
PCI_SERIRQ
PIRQB#

B6
C7
B3
A2
B1
PCI_REQB# A6
PCI_REQA# B5

PCI_REQ#3
PCI_REQ#2

BC155
SC1U10V3KX

SRN8K2-U

3D3V_S0

ICH_GPIO5

BC53
SC1U10V3KX

SRN8K2-U

PIRQA#
PCI_REQ#0
PCI_REQ#1
PCI_REQ#2

8
7
6
5

1
2
3
4

RB751V-40-U

RN63
8
7
6
5

D25

RN62

AD31
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0

PIRQA#
PIRQB#
PIRQC#
PIRQD#
PIRQE#/GPIO2
PIRQF#/GPIO3
PIRQG#/GPIO4
PIRQH#/GPIO5

3D3V_S0

PIRQB#
PIRQC#
PIRQD#
PIRQE#
PIRQF#
PIRQG#

PCI_AD31
PCI_AD30
PCI_AD29
PCI_AD28
PCI_AD27
PCI_AD26
PCI_AD25
PCI_AD24
PCI_AD23
PCI_AD22
PCI_AD21
PCI_AD20
PCI_AD19
PCI_AD18
PCI_AD17
PCI_AD16
PCI_AD15
PCI_AD14
PCI_AD13
PCI_AD12
PCI_AD11
PCI_AD10
PCI_AD9
PCI_AD8
PCI_AD7
PCI_AD6
PCI_AD5
PCI_AD4
PCI_AD3
PCI_AD2
PCI_AD1
PCI_AD0

21
21
23
19
21
19

P4
D2
R1
D3
P2
E1
P1
E2
M5
E4
N3
E3
N2
E5
N1
F4
F5
L3
H2
L2
G4
L1
G2
K2
J5
H4
J4
G5
K1
H3
J3
H5

SRN8K2-U

1
2
3
4

3D3V_RTC

3D3V_AUX

U49D
D5
C2
B4
A3
C8
D7
C3
C4

PIRQA#

PCI_REQA#
PIRQF#
PIRQC#
PIRQD#

VCC_RTC_S5

8
7
6
5

1
2
3
4

SRN8K2-U

RTC Circuitry

PCI_AD[31..0] 19,21,23

RN66
8
7
6
5

RN65
PCI_STOP# 1
PCI_TRDY# 2
PCI_FRAME# 3
PCI_SERR# 4

Rev

SC

MOLOKAI
Sheet
E

17

of

39

1
BC252
SCD1U10V2MX-1

1
BC265
SCD1U10V2MX-1

1
BC269
SCD1U10V2MX-1

3D3V_S0
U49C
BC247
SCD1U10V2MX-1

BC147
SC4D7U10V5ZY

BC168
SC4D7U10V5ZY

1
BC259
SCD1U10V2MX-1

1
BC270
SCD1U10V2MX-1

BC263
SCD1U10V2MX-1

1
BC245
SCD1U10V2MX-1

C404
SC4D7U10V5ZY

3D3V_S5

BC246
SCD1U10V2MX-1

1
BC254
SCD1U10V2MX-1

1
BC255
SCD1U10V2MX-1

3D3V_S5

BC267
SCD1U10V2MX-1

BC258
SC4D7U10V5ZY

BC262
SC4D7U10V5ZY
1D5V_S0

1
BC250
SCD1U10V2MX-1

C407
SCD1U10V2MX-1

BC248
SCD1U10V2MX-1

BC122
SC4D7U10V5ZY

C398
SCD1U10V2MX-1

5V_S0

1
C408
SCD1U10V2MX-1

1
C406
SCD1U10V2MX-1

*Within a given well, 5VREF needs to be up before the


corresponding 3.3V rail

BC260
SCD1U10V2MX-1

1
BC261
SCD1U10V2MX-1

1
C420
SCD1U10V2MX-1

1
C401
SCD1U10V2MX-1

C405
SCD1U10V2MX-1

1
2

1D5V_S0
3

D40

1D5V_S5

1
2

BC243
BC268
BC257
BC256
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1

1
R512
1KR2

RB751V-40-U

D41

1 2

3D3V_S0

RB751V-40-U

BC266
SCD1U10V2MX-1

E7
V6

P14
U18
AA23

C22

D1
C23
C21
C19
C17
C15
C6
D22
B20
B18
B16
B12
B9
A22
A20
A18
A16
A4
A1

R513
1KR2
VCC_IO_S0

BC251
SCD1U10V2MX-1

BC241
SC1U10V3ZY

1
2

BC244
SCD1U10V2MX-1

BC249
BC135
SCD1U10V2MX-1SC1U10V3ZY

1D5V_S0
5V_S0

VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3 528mA
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCCLAN3_3/VCCSUS3_3
VCCLAN3_3/VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3 165mA
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

9.2mA

VCC1_5
VCC1_5
VCC1_5
VCC1_5
VCC1_5 550mA
VCC1_5
VCC1_5
VCC1_5
VCCHI
VCCHI
VCCHI 99mA
VCCHI
VCCLAN1_5/VCCSUS1_5
VCCLAN1_5/VCCSUS1_5
VCCSUS1_5
VCCSUS1_5
VCCSUS1_5
VCCSUS1_5
VCCSUS1_5 67.5mA
VCCSUS1_5
VCCSUS1_5
VCCSUS1_5

15.5mA

V5REF
V5REF
V5REF_SUS
V_CPU_IO
V_CPU_IO
V_CPU_IO

2.5mA

VCCPLL

B22
AC23
AC18
AC14
AC10
AC5
AC1
AB20
AB7
AA22
AA16
AA12
AA9
AA3
Y19
Y7
W22
W8
W5
M20
V17
V15
V3
T23
P20
T19
T1
R21
R18
R5
P22
P13
P11
P3
N23
N21
N19
N14
N13
N12
N11
N10
N5
M13
M12
M11
M1
M22
L21
L14
L13
L12
L11
L10
K23
U20
K19
K13
K11
K3
J6
H1
G21
G19
G6
G3
F8
E22
E21
E19
E18
E17
E16
E14
E10
D23
D21
D19
D17
D15
D12
D8
D4

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

R392

ICH4-M-U

BC235
BC234
SCD1U10V2MX-1 SC1U10V3ZY

RSTDRV#_5 26

33R2
7

PCIRST#_3

PCIRST#_3

10

14

U25C

1
,23,27,28

F6
F7
E12
R6
T6
U6
G18
E13
F14
E20

E15

5V_S5

RB751V-40-U

K10
K12
K18
K22
P10
T18
V14
U19
L23
M14
P18
T22

V5REF_SUS
BC253
SC1U10V3ZY

D29

E9
F9
E11
F10
V9
V8
V7
F15
F16
F17
F18
K14

V5REF_RUN

3D3V_S5

BC130
SC4D7U10V5ZY

A5
B2
H6
J1
K6
M10
P6
U1
P12
V10
V16
V18
AC8
AC17
H18
J18

Wistron Corporation

TSAHCT125

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

PCIRST#_3 3V to 5V level shift for HDD & CDROM

ICH4-M (3 of 3)
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

18

of

39

16 RADIO_ON
3D3V_S0

17 PIRQG#

3 PCLK_MINI
2

17 PCI_REQ#0
1

PCI_AD31
PCI_AD29
R245
DUMMY-10R2

PCI_AD27
PCI_AD25

PCI_AD23
PCI_AD21
PCI_AD19

C240
DUMMY-SC10P50V2JN-1

17,21,23 PCI_C/BE#3

SB: for SIV pass

PCI_AD17
17,21,23 PCI_C/BE#2
17,21,23 PCI_IRDY#
17,21,23 PCI_CLKRUN#
17,21,23 PCI_SERR#
17,21,23 PCI_PERR#
17,21,23 PCI_C/BE#1

PCI_AD14
PCI_AD12
PCI_AD10
PCI_AD8
PCI_AD7

5V_S0

PCI_AD5
PCI_AD3

126

PCI_AD1

CN13

4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124

1
BC159
SCD1U16V

BC226
SCD1U16V

BC137
SCD1U16V

BC166
SCD1U16V

BC153
SCD1U16V

BC138
DUMMY-SC4D7U10V5ZY

BC165

3D3V_S0

3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123

RADIO_ON

5V_S0

DUMMY-SC4D7U10V5ZY

125

Mini PCI
802.11B/G

BC164
SCD1U16V

RN73
PCI_AD[0..31]

PIN 3-16 : LAN RESERVE

LED_WLAN24_ON
LED_WLAN5_ON

17,21,23
3D3V_S0

2
1

3
4
SRN100KJ

U87
1
2
3

LED_WLAN24_ON
LED_WLAN5_ON

A
B
GND

VCC
Y

5
01/27/2004
4

LAN_R_ON 14

NC7SZ32-U

PIRQE# 17

01/19/2004

PCIRST#_3 7,15,17,18,20,21,23,27,28
3D3V_S0

PCI_GNT#0 17
ICH_PME#

ICH_PME# 17,21,23

PCI_AD30
PCI_AD28
PCI_AD26
R232
PCI_AD24
MOD_IDSEL 1
PCI_AD22
PCI_AD20

PCI_AD17

10R2
PCI_PAR 17,21,23

PCI_AD18
PCI_AD16

PCI_FRAME# 17,21,23
PCI_TRDY# 17,21,23
PCI_STOP# 17,21,23
PCI_DEVSEL# 17,21,23
PCI_AD15
PCI_AD13
PCI_AD11
PCI_AD9
PCI_C/BE#0

PCI_C/BE#0 17,21,23

PCI_AD6
PCI_AD4
PCI_AD2
PCI_AD0
(VCC)
PCI_SERIRQ 17,21,28
(M66EN)

MODEM124P-1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Mini PCI Socket


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

19

of

39

5V_S0

PCMCIA socket
A_CC/BE#[3..0]

BC125
SC4D7U10V5ZY

C196
SCD1U16V

21

CN5

U39

69

21 CB_DATA
21 CB_CLOCK
21 CB_LATCH
7,15,17,18,19,21,23,27,28 PCIRST#_3

A_CAD[31..0] 21

3
4
5
12
21

3D3V_S0
R152
A_CAD0
A_CCD1#_C
A_CAD1
A_CAD2
A_CAD3
A_CAD4
A_CAD5
A_CAD6
A_CAD7

SKT1

1
2

C205
BC120
SCD1U16V SC4D7U10V5ZY
7
20

CARDBUS-SKT45
21.H0080.001

A_RSVD_D14 21

A_CC/BE#0
A_CAD8
A_CAD9
A_CAD10
A_CAD11

13

3D3V_S0

11
25

A_CPAR 21
A_RSVD_A18 21
A_CPERR# 21
A_CBLOCK# 21
A_CGNT# 21
A_CSTOP# 21
A_CINT# 21
A_CDEVSEL# 21

A_SKT_VCC_S0

A_SKT_VPP_S0

3.3V

OC#

5V
5V

NC
NC
NC
NC
NC
NC
NC
NC
NC

12V
12V
GND
GND

15

24
23
22
19
18
17
16
14
6

A_SKT_VPP_S0 3D3V_S0
A_SKT_VCC_S0

1
C197
SCD1U16V

R153
100KR2

R17810KR2
1

1
2
R179 10KR2

CB_DATA
CB_LATCH

1
C418
SCD1U16V

A_CCLK 21
A_CTRDY# 21
A_CIRDY# 21
A_CFRAME# 21

Proto1:
change to
0402 size

A_SKT_VPP_S0

A_CC/BE#2
A_CAD17
A_CAD18
A_CAD19
A_CAD20

AVPP

9
10

TSP2220A

A_CVS1 21

A_CAD12
A_CAD13
A_CAD14
A_CAD15
A_CC/BE#1
A_CAD16

AVCC
AVCC

10KR2

A_SKT_VCC_S0

A_CVS2 21
1

A_CAD21

A_CRST# 21

A_CAD22

A_CSERR# 21

A_CAD23

BC119
SC22U10V6ZY-U

BC240
SC1000P50V

35
2
36
3
37
4
38
5
39
6
40
7
41
8
42
9
43
10
44
11
45
12
46
13
47
14
48
15
49
16
50
17
51
18
52
19
53
20
54
21
55
22
56
23
57
24
58
25
59
26
60
27
61
28
62
29
63
30
64
31
65
32
66
33
67
34
68

DATA
CLOCK
LATCH
RESET#
SHDN#

C417
SCD1U16V

5V_S0
13,14,17,18,19,24,26,28,30,32,34,36,38,39

5V_S0

A_CREQ# 21

A_CAD24
A_CC/BE#3
A_CAD25

A_CAUDIO 21

A_CAD26

A_CSTSCHG 21

A_CAD27
A_CAD28
A_CAD29
A_CAD30

A_RSVD_D2 21

A_CAD31

3D3V_S0

A_CCLKRUN# 21

A_CCD2#_C

3,7,8,9,10,13,14,15,16,17,18,19,21,22,24,25,26,27,29,30,31,32,36,38,39

3D3V_S0
A_SKT_VCC_S0

70

21 A_SKT_VCC_S0

CARDBUS68P-9
62.10024.491
1

R485

22R2
2

C396
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

R566 2
22R2

Wistron Corporation

SC220P50V2JN

A_CCD2# 21
1

Title

CARDBUS CONN / PWR SW

C442
2

A_CCD2#_C

A_CCD1# 21

A_CCD1#_C

SC220P50V2JN

Size
A3

Document Number

Rev

SC

MOLOKAI

Date: Wednesday, April 14, 2004

Sheet

20

of

39

3D3V_S0

V1
W8

PCI_C/BE#3 W2
PCI_C/BE#2 R7
PCI_C/BE#1 P9
PCI_C/BE#0 U10

17,19,23 PCI_C/BE#[3..0]
17,19,23 PCI_PAR

17,19,23 PCI_PERR#
17,19,23 PCI_SERR#
17 PCI_REQ#1
17 PCI_GNT#1

T1
R2

DATA
CLOCK
LATCH

SPKROUT

B_CAD31/B_D10
B_CAD30/B_D9
B_CAD29/B_D1
B_CAD28/B_D8
B_CAD27/B_D0
B_CAD26/B_A0
B_CAD25/B_A1
B_CAD24/B_A2
B_CAD23/B_A3
B_CAD22/B_A4
B_CAD21/B_A5
B_CAD20/B_A6
B_CAD19/B_A25
B_CAD18/B_A7
B_CAD17/B_A24
B_CAD16/B_A17
B_CAD15/B_IOWR#
B_CAD14/B_A9
B_CAD13/B_IORD#
B_CAD12/B_A11
B_CAD11/B_OE#
B_CAD10/B_CE2#
B_CAD9/B_A10
B_CAD8/B_D15
B_CAD7/B_D7
B_CAD6/B_D13
B_CAD5/B_D6
B_CAD4/B_D12
B_CAD3/B_D5
B_CAD2/B_D11
B_CAD1/B_D4
B_CAD0/B_D3

M1
L5
M2

CB_DATA 20
CB_CLOCK 20
CB_LATCH 20

L7

CB_SPKR 25
R533 1 43KR3

MFUNC0
MFUNC1
MFUNC2
MFUNC3
MFUNC4
MFUNC5
MFUNC6

M3
L6
N1
N2
N3
M5
P1

2
PIRQB# 17
PIRQC# 17
PIRQF# 17
PCI_SERIRQ 17,19,28
PCI_PLOCK# 17

CB_MFUNC5

PCI_CLKRUN# 17,19,23
3D3V_S0

CLK_48

L2
R246
1

10KR2
2

CardBus
B

PCI BUS
2

CLK48_DOT 3
R231

B_CC/BE3#/B_REG#
B_CC/BE2#/B_A12
B_CC/BE1#/B_A8
B_CC/BE0#/B_CE1#

DUMMY-R2

B_CPAR/B_A13
C230

FRAME#
TRDY#
IRDY#
STOP#
DEVSEL#
IDSEL

B_CFRAME#/B_A23
B_CTRDY#/B_A22
B_CIRDY#/B_A15
B_CSTOP#/B_A20
B_SDEVSL#/B_A21
B_CBLOCK#/B_A19

DUMMY-C2

02/09/2004

PERR#
SERR#

B_CPERR#/B_A14
B_CSERR#/B_WAIT#

REQ#
GNT#

B_CREQ#/B_INPACK#
B_CGNT#/B_WE#

PCLK
PRST#
GRST#

B_CSTSCHG/B_BVD1(STSCHG#/R1#)
B_CCLKRUN#(B_WP/IOIS16#)
B_CCLK/B_A16
B_CINT#/B_READY/(IREQ#)

R3

17,19,23 ICH_PME#

R508 1 47KR2

PAR

R1
P3
N5

3 PCLK_CBUS
7,15,17,18,19,20,23,27,28 PCIRST#_3

P2

RI_OUT#/PME#

B_CRST#/B_RESET
R247
10R2

3D3V_S0
2
1
2

B_RSVD/B_D14
B_RSVD/B_D2
B_RSVD/B_A18

R510
DUMMY-10KR2
A_CREQ#

E13
A16
E14
B16
A17
F14
D17
C19
F15
E18
G15
F17
H14
F19
H15
K18
K13
K14
L17
L18
L19
L15
M18
M19
L13
N17
N18
M14
M15
P18
P19
P17

B_CAD31
B_CAD30
B_CAD29
B_CAD28

D18
G17
K17
M17

B_CC/BE#3
B_CC/BE#2
B_CC/BE#1
B_CC/BE#0

J18

B_CPAR

G18
H13
G19
J15
H18
J17

B_CFRAME#
B_CTRDY#
B_CIRDY#
B_CSTOP#
B_CDEVSEL#
B_CBLOCK#

J13
B18

B_CPERR#
B_CSERR#

E17
H19

B_CREQ#

A18
B17
H17

B_CSTSCHG
B_CCLKRUN#
B_CCLK

B19

B_CINT#

E19

B_CRST#

C17

B_CAUDIO

N15
C16
C18
F18

B_CCD1#
B_CCD2#
B_CVS1
B_CVS2

N19
C15
K15

B_RSVD_D14
B_RSVD_D2
B_RSVD_A18

B_CAD26
B_CAD25
B_CAD23
B_CAD22
B_CAD21
B_CAD20
B_CAD19
B_CAD18
B_CAD17
B_CAD16
B_CAD15
B_CAD13
B_CAD12
B_CAD11
B_CAD9
B_CAD8
B_CAD7
B_CAD6
B_CAD5
B_CAD4
B_CAD3
B_CAD2
B_CAD1
B_CAD0

CardBus
A

A_CAD31/A_D10
A_CAD30/A_D9
A_CAD29/A_D1
A_CAD28/A_D8
A_CAD27/A_D0
A_CAD26/A_A0
A_CAD25/A_A1
A_CAD24/A_A2
A_CAD23/A_A3
A_CAD22/A_A4
A_CAD21/A_A5
A_CAD20/A_A6
A_CAD19/A_A25
A_CAD18/A_A7
A_CAD17/A_A24
A_CAD16/A_A17
A_CAD15/A_IOWR#
A_CAD14/A_A9
A_CAD13/A_IORD#
A_CAD12/A_A11
A_CAD11/A_OE#
A_CAD10/A_CE2#
A_CAD9/A_A10
A_CAD8/A_D15
A_CAD7/A_D7
A_CAD6/A_D13
A_CAD5/A_D6
A_CAD4/A_D12
A_CAD3/A_D5
A_CAD2/A_D11
A_CAD1/A_D4
A_CAD0/A_D3
A_CC/BE3#/A_REG#
A_CC/BE2#/A_A12
A_CC/BE1#/A_A8
A_CAUDIO/A_BVD2(SPKR#)
A_CPAR/A_A13
A_CFRAME#/A_A23
A_CTRDY#/A_A22
A_CIRDY#/A_A15
A_CSTOP#/A_A20
A_CDEVSL#/A_A21
A_CBLOCK#/A_A19
A_CPERR#/A_A14
A_CSERR#/A_WAIT#
A_CREQ#/A_INPACK#
A_CGNT#/A_WE#

TP164
TP165
TPAD28
TPAD28
TP82
TP166
TPAD28
TPAD28
TP167
TPAD28
TP168
TPAD28
TP169
TP170
TPAD28
TP171
TPAD28
TP172
TPAD28
TPAD28
TP28
TP102
TPAD28
TP107
TPAD28
TPAD28

A_CSTSCHG/A_BVD1/(STSCHG#/R1#)
A_CCLKRUN#/A_WP/(IOIS16#)
A_CCLK/A_A16
A_CINT#/A_READY/(IREQ#)
A_CRST#/A_RESET
A_CAUDIO/A_DVD2/SPKR#
A_CCD1#/A_CD1#
A_CCD2#/A_CD2#
A_CVS1/A_VS1#
A_CVS2/A_VS2#
A_RSVD/A_D14
A_RSVD/A_D2
A_RSVD/A_A18

PCI7420GHK-U

A4
A10
E3
D1
D2
D3
E5
B3
A3
E6
C5
B5
A5
B6
A6
C7
B7
B10
G10
F10
C11
B11
A11
E11
C12
A12
E12
B13
C13
B14
A14
C14
F12
A15

A_CC/BE#[3..0]

A_CC/BE#3
A_CC/BE#2
A_CC/BE#1
A_CC/BE#0

B4
A7
C10
B12
A9

A_CPAR 20

E8
C8
F9
G9
A8
B9

A_CFRAME# 20
A_CTRDY# 20
A_CIRDY# 20
A_CSTOP# 20
A_CDEVSEL# 20
A_CBLOCK# 20

C9
B2

A_CPERR# 20
A_CSERR# 20

F6
E9

A_CREQ# 20
A_CGNT# 20

C3
C2
B8

20

A_CSTSCHG 20
A_CCLKRUN# 20
A_CCLK 20

BCCLK1
2
R511 22R2

A2

A_CINT# 20

C6

A_CRST# 20

B1

A_CAUDIO 20

B15
C1
C4
E7

A_CCD1# 20
A_CCD2# 20
A_CVS1 20
A_CVS2 20

A13
F5
E10

A_RSVD_D14 20
A_RSVD_D2 20
A_RSVD_A18 20

A_SKT_VCC_S0

1.8V Output from internal voltage regulator

SCL

K7

R509

220R2J

R243
R244

C229
SC1U10V3ZY

SC1U10V3ZY

SDA

L3

2
220R2J

PCI7420GHK-U

0R2-0

C233

DON'T SUPPORT ROM FUNCTION PULL DOWN 220OHM

Internal voltage regulator enable

C431

U48F

C416

1
C415

3,7,8,9,10,13,14,15,16,17,18,19,20,22,24,25,26,27,29,30,31,32,36,38,39
C426

PCI7420GHK-U

C414

SC1U10V3ZY SCD1U16V
SCD1U16V
SCD1U16V
SCD1U16V
1

M12
N13
R14
U16
P14
P15

NC
NC
NC
NC
NC
NC

RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
TEST0

H5
J5
J6
K1
K2
K3
R19

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

CARDBUS /PCI7420
Size
A3

PCI7420GHK-U

3D3V_S0

L1

3D3V_S0
C228

U48E
VR_EN#

C244

K5
J19

SC4D7U10V5ZY

VR_PORT
VR_PORT

20 A_SKT_VCC_S0

3D3V_S0

Document Number

Date: Thursday, April 15, 2004


A

A_CAD[31..0] 20

A_CAD31
A_CAD30
A_CAD29
A_CAD28
A_CAD27
A_CAD26
A_CAD25
A_CAD24
A_CAD23
A_CAD22
A_CAD21
A_CAD20
A_CAD19
A_CAD18
A_CAD17
A_CAD16
A_CAD15
A_CAD14
A_CAD13
A_CAD12
A_CAD11
A_CAD10
A_CAD9
A_CAD8
A_CAD7
A_CAD6
A_CAD5
A_CAD4
A_CAD3
A_CAD2
A_CAD1
A_CAD0

PCI7420GHK-U

DUMMY-SC4D7U10V5ZY

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND

B_CCD1#/B_CD1#
B_CCD2#/B_CD2#
B_CVS1/B_VS1#
B_CVS2/B_VS2#

A_SKT_VCC_S0

C241
SC10P50V2JN-1

U9
M10
M9
M8
L12
L11
L10
L9
L8
K11
K10
K9
J12
J11
J10
J9
H11
H9
H8

VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC

B_CAUDIO/B_BVD2/(SPKR#)

02/09/2004Change to 71.07420.00U

U48A
G7
G8
G11
G12
G13
H10
H12
J8
K8
K12
M7
M11
M13
N8

PCI7420GHK-U

VCCA
VCCA
TP130
TP131
TPAD28
TP132
TPAD28
TP133
TPAD28
TPAD28
TP135
TP136
TPAD28
TPAD28
TP138
TP139
TPAD28
TP140
TPAD28
TP141
TPAD28
TP83
TPAD28
TP142
TPAD28
TP81
TPAD28
TP87
TPAD28
TP143
TPAD28
TPAD28
TP145
TP27
TPAD28
TP146
TPAD28
TPAD28
TP148
TP149
TPAD28
TP150
TPAD28
TP151
TPAD28
TP152
TPAD28
TP153
TPAD28
TP154
TPAD28
TP155
TPAD28
TP156
TPAD28
TP157
TPAD28
TPAD28
TP158
TP24
TPAD28
TP159
TPAD28
TP160
TPAD28
TPAD28
TP26
TPAD28
TP104
TP105
TPAD28
TP30
TPAD28
TP29
TPAD28
TP25
TPAD28
TP85
TPAD28
TPAD28
TP106
TP161
TPAD28
TPAD28
TP162
TPAD28

D19
K19

VCCB
VCCB

PCI_AD20

PCI_FRAME#
PCI_TRDY#
PCI_IRDY#
PCI_STOP#
PCI_DEVSEL#

SUSPEND#

C/BE3#
C/BE2#
C/BE1#
C/BE0#

N9
W5
V6
U6
W6
R532
R8
2 PCI7620_IDSEL V3
10R2
U7
V7

17,19,23
17,19,23
17,19,23
17,19,23
17,19,23

AD31
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0

U48C

2 1

17,19,23 PCI_AD[31..0]

T2
P5
U1
U2
T3
P6
V2
U3
W3
U4
R6
V4
W4
U5
N7
V5
W7
U8
V8
N10
R9
V9
W9
V10
W10
R10
W11
V11
U11
N11
R11
W12

PCI_AD31
PCI_AD30
PCI_AD29
PCI_AD28
PCI_AD27
PCI_AD26
PCI_AD25
PCI_AD24
PCI_AD23
PCI_AD22
PCI_AD21
PCI_AD20
PCI_AD19
PCI_AD18
PCI_AD17
PCI_AD16
PCI_AD15
PCI_AD14
PCI_AD13
PCI_AD12
PCI_AD11
PCI_AD10
PCI_AD9
PCI_AD8
PCI_AD7
PCI_AD6
PCI_AD5
PCI_AD4
PCI_AD3
PCI_AD2
PCI_AD1
PCI_AD0

VCCP
VCCP

C232SCD1U16V
1
2
C231SCD1U16V
1
2

02/24/2004
Change from slotB to slotA

U48D

1
2

C254
SC1U10V3ZY

R248
4K7R2

U48B
C425
SCD1U16V

A_SKT_VCC_S0

3D3V_S0

Rev

SC

MOLOKAI
Sheet
E

21

of

39

3D3V_S0
3,7,8,9,10,13,14,15,16,17,18,19,20,21,24,25,26,27,29,30,31,32,36,38,39

3D3V_S0

U48H
1394_AVDD

MC_PWR_CTRL_1

3D3V_S0

1394_PWR_CLASS_ID0
1394_PWR_CLASS_ID1
1394_PWR_CLASS_ID2

R267
1

F1

MC_PWR_CTRL_0
SD_DAT3
SD_CMD
SD_CLK
SD_DAT0
SD_DAT2
SD_DAT1
MC_CD_0#
SD_WP

J2
H2

SD_DATA3
SD_CMD

H1

SD_CLK

H3
J1
J7
E2

SD_DATA0
SD_DATA2
SD_DATA1
MC_CD_0#

J3

SD_WP

SB: 2004/03/09
please put near
U48

TPA0+
TPA0-

R679

TPB0+
TPB0-

SD_CLK1

PHY_TEST_MA

56R2J

FILTER0
FILTER1
CPS
CNA

PCI7420GHK-U

XO

1
2

C427
C429
SCD1U16V SCD1U16V

C430
SCD1U16V

For SD/MS Card Power


3D3V_S0

U45
SB==>02/20/2004,Del U51

2
3
4

MC_PWR_CTRL_0

V14 TPA0P
W14 TPA0N
3D3V_S0

V13 TPB0P
W13 TPB0N
R535 4K7R2
1
2

R17
U17

1
C428

2
SCD1U16V

U18
R534 4K7R2
1
2
R537 4K7R2
1
2

P12
R18
T19

1394_XO

AAT4250-U

IN
OUT

3D3V_CARD_S0

VSPLL
AGN2
AGN3
AGN4

5
1

20mil

TPBIAS1

C253
SC1U10V3ZY

TPA1+
TPA1-

X-24D576MHZ-19

N12 1394_PWR_CLASS_ID0
U12 1394_PWR_CLASS_ID1
V12 1394_PWR_CLASS_ID2

Close to pin

C242
2

SC30P50V2JN

V19
V18
W18

TP123
TP43
TPAD28
TPAD28

TPA1P_F
TPA1N_F

1
C441
SCD1U16V

1KR2

R252

TPB1P_F
TPB1N_F

1KR2

V16
W16

R251

PCI7420GHK-U

1394_XI
T17
U13
R13
W17

TPB1+
TPB1-

C243
2

SC30P50V2JN

T18

C218
SCD1U16V

GND
NC
ON/OFF#

PC0
PC1
PC2

V15
U14 TPBIAS0

X6
XI

C256
SC4D7U10V5ZY

R536 6K34R3F
1
2

R1
TPBIAS0

U48I

2
0R5J-1

PCI7420GHK-U

R12
U15
V17
U19
W15

AVD2
AVD3
AVD4
VDPLL
R0

220R2J

220R2J 220R2J

1
R565

R564

U48G
R563

F2
G2
G1
G3
E1
H7
G5

MS_BS
MS_DATA1
MS_SDIO(DATA0)
MS_DATA2
MC_CD_1#
MS_DATA3
MS_CLK

F3

DUMMY PORT
CLOSE TO CHIP

BC167

R250
SCD33U16V3ZY

DLW21HN900SQ2

1
9
MH1
14

TPB0-

R264
1
2
R265 56R2J

DLW21HN900SQ2

SD_DATA1
SD_DATA0
MC_CD_0#

1
2
R266 56R2J

1 4K99R2F2
1394_TPB1_R
1
2
C255
SC220P50V2JN

3D3V_CARD_S0
SD_CLK1
SD_CMD
SD_DATA3
SD_DATA2

MC_CD_0#

4
SKT-1394-4P-6-U

SD_WP

1
2

1
2

11
10
8
7
12
6
5
4
3
2

R206

SD_WP
SD_CMD
SD_DATA1
SD_DATA0
SD_DATA3
SD_DATA2

3
6

15

4
3
2
1

R263

DUMMY-10KR2

DUMMY-SRN47K

L14

3D3V_S0
16
MH2

R261

TPBIAS0
TPA0P
TPA0N
TPB0P
TPB0N

TPB0+

CN11
3D3V_S0

DUMMY-10KR2

RN30

DUMMY-47KR2

5
6
7
8

SB: 2004/03/08
change to dummy 3D3V_CARD_S0
for TI suggest

R249
56R2J

56R2J
2

JK1
5
1

TPA0-

4
1

TPA0+

L13

C217
SCD1U16V

C202
SC1U10V3ZY
1

13

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CARDBUS-SKT48
62.10024.511

Title

SD/MS CARD READER AND 1394


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

22

of

39

3D3V_LAN_S5AC

1D8V_AUX_LAN

1
1

PLLVDD2_LAN

1
2

C505
SCD1U10V2MX-1

C506
SCD1U10V2MX-1

01/27/2004
Change name From R613 to L?

PCI_PAR

LAN EEPROM
76
78
75
77

SPD100LEDB
SPD1000LEDB
LINKLEDB
TRAFFICLEDB

Broadcom LAN

LAN_LINK100#
3D3V_LAN_S5AC
LAN_LINK10#
LAN_TX/RX#
U80
SPROM_CS
SPROM_CLK
SPROM_DOUT
SPROM_DIN

93

EEDATA_PXE

90

EECLK_PXE

95
98

SPROM_CLK
SPROM_CS

REGSUP18
REGSUP18

97
96

3D3V_LAN_S5AC

25
56
114

VESD
VESD
VESD

Note: The BCM4401L has weak internal


pulldown resistors on the follow signals:
SPROM_CS,SPROM_CLK,SPROM_DOUT,SPROM_DIN

01/28/2004

3D3V_LAN_S5AC

3D3V_LAN_S5AC

3D3V_LAN_S5AC
C721

LAN_X0
LAN_X1

R619

200R2F

R621
0R2-0

XFR_RDC

10/100M Lan Transformer


C722
U81
RDP
RDN

1
2
3

RD
RD
CT

RX
RX
CT

CT
TD
TD

CT
TX
TX

16
15
14

1
BCM4401KQL-1
71.04401.A0G

XFR_TDC

TDP
TDN

XTAL-25MHZ-3-U
BC283

6
7
8

11
10
9

BC284
XFORM-179-U
68.HBB14.301

SC22P50V2JN-1

SPROM_DIN
SPROM_DOUT
01/30/04

RJ45_1 37
RJ45_2 37

BC285
SC1000P3KV8KX

2 10KR2

3D3V_LAN_S5AC

EXT_POR# R626 1

3
Q61
2N7002

01/28/2004
1
3

LAN_LINK10

IN

R1

OUT
R661

EXT_POR_L 17
3D3V_LAN_S5AC

3D3V_LAN_S5AC

EXT_POR_L is an
active low signal
used to place the
BCM4401 into IDDQ
mode, <5 mA current
consumption

3D3V_LAN_S5AC
1

3D3V_LAN_S5AC

LAN_LINK10 37

510R2J

DTA144EUA-1-U2

2
IN

GND

1
3

LAN_LINK100

R2
R1

OUT
R665
DTA144EUA-1-U2

R1

Q59

1
3

LAN_TX/RX

OUT

IN

LAN_TX/RX#

R2

Q60

GND

R662
10KR2
R663
10KR2

LAN_LINK100#

01/29/2004
1
G

R2

Q58

GND

LAN_LINK10#

R660
10KR2

RJ45_1
RJ45_2

R653
DUMMY-1KR2

3D3V_LAN_S5AC

RJ45_3 37
RJ45_6 37

R624 R625
75R2 75R2
2

0R2-0

RJ45_3
RJ45_6

X8

SC22P50V2JN-1
2

R620
0R2-0

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
2
12
13
24
35
46
47
74
84
100
111
120

66
67

XTALO
XTALI

2 1KR2

R623

R616 1

87

VAUXPRSNT

PCI_STOP_L
PCI_RST_L
PCI_SERR_L

1D8V_AUX_LAN

PCI_DEVSEL_L
PCI_FRAME_L
PCI_GNT_L
PCI_IDSEL
PCI_INTA_L
PCI_IRDY_L

91
92

80
82
83
81
73

TCK
TDI
TDO
TMS
TRST_L

C518
SCD01U16V2KX

M93C46-W-U

PCI_CBE0_L
PCI_CBE1_L
PCI_CBE2_L
PCI_CBE3_L

17,19,21 PCI_CLKRUN#

8
7
6
5

VCC
N.C
ORG
GND

BCM4401 requires
16-Bit R/W data
width

REG18OUT
REG18OUT

BC282
SC5P

CS
SK
D1
D0

SPROM_CLK
SPROM_CS

BCM4401

PCI_CLK

1
2
3
4

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

R622
22R2

3D3V_LAN_S5AC

3D3V_LAN_S5AC
L29
1
2
MLB-1608080600A
1

49D9R3F
2
1

49D9R3F
2
1

49D9R3F
2
1

49D9R3F
2
1

PLLVDD
PLLGND

BIASVSS
BIASVDD

65
68

64
63

70
69

58
57

19
7
115
125
30
40
52

EPHY_AGND
EPHY_AVDD

TDN
TDP
RDN
RDP

118

3 PCLK_LAN

SCD1U10V2MX-1

27
117
29

17,19,21 PCI_STOP#
7,15,17,18,19,20,21,27,28 PCIRST#_3
17,19,21 PCI_SERR#

SC1000P50V

BIASVDD_LAN

17 PIRQD#
17,19,21 PCI_IRDY#

RDAC

SB:03/01/2004 1K24R2F
61
62
60
59

SCD1U10V2MX-1

26
20
119
5
116
21

17,19,21 PCI_DEVSEL#
17,19,21 PCI_FRAME#
17 PCI_GNT#4 100R2
R615
1
2

PCI_REQ_L
PCI_TRDY_L

72

C501

R609 R610 R611 R612

PCI_C/BE#0 43
PCI_C/BE#1 32
PCI_C/BE#2 18
PCI_C/BE#3 4

17,19,21 PCI_C/BE#[0..3]

PCI_AD21

55
54
53
51
50
49
48
45
42
41
39
38
37
36
34
33
16
15
14
11
10
9
8
6
3
1
128
127
126
124
123
122

TRD0TRD0+
TRD1TRD1+

R614

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

17,19,21 PCI_AD[0..31]

RDAC

Place RDAC CKT


as close to
chip as
possible

3D3V_LAN_S5AC

31

17,19,21 PCI_PAR

XTAL_AVDD
XTAL_AVSS

121
23

17 PCI_REQ#4
17,19,21 PCI_TRDY#

PCI_PME_L
PCI_PERR_L

22
102 PCI_CLKRUN_L
103 NC
86 NC
GPIO1
105
NC
85
108 GPIO0
109 NC
110 NC
NC
71
EPHY_VREF
88
89 EPHY_TESTMODE
101 EXT_POR_L
99 SPROM_DOUT
SPROM_DIN
104
NC
107
NC

113
28

17,19,21 ICH_PME#
17,19,21 PCI_PERR#

VDDIO-PCI
VDDIO-PCI
VDDIO-PCI
VDDIO-PCI
VDDIO-PCI
VDDIO-PCI
VDDIO-PCI

VDDC
VDDC
VDDC

VDDIO
VDDIO
VDDIO

17
44
112

79
94
106

C500
SC2D2U10V5KX
C504
SC1U10V3KX

1D8V_AUX_LAN
L26
1
2
MLB-1608080600A

Place near Chip

U79

C517
SCD1U10V2MX-1

AVDDL_LAN
BIASVDD_LAN
PLLVDD2_LAN

3D3V_LAN_S5AC 3D3V_LAN_S5AC

C516
SCD1U10V2MX-1

Place PLLVDD2_LAN/PLLVDD3_LAN
CKT as close to chip as
possible

1D8V_AUX_LAN

1D8V_AUX_LAN

BC280
SC4D7U10V-U

1
2

BC276
BC277
BC278
BC279
SCD1U10V2MX-1 SCD1U10V2MX-1SCD1U10V2MX-1 SCD1U10V2MX-1

C499
SC4D7U10V-U

Close to power pin

BC271
BC272
BC273
BC274
BC275
C492
C493
C494
C495
C496
C497
C498
SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SC4D7U10V-U SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1 SCD1U10V2MX-1
2

Close to power pin

510R2J

LAN_LINK100 37

R664

Wistron Corporation

LAN_TX/RX 37

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

510R2J

DTA144EUA-1-U2
Title

10/100 LAN
Size
Document Number
Custom
Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet

23

of

39

01/28/2004
5V_S3

R666

01/15/2004
5VA_AUD_S3

BC287
SC4D7U10V-U

DUMMY-R3

BC288
SCD1U10V2MX-1

C720
SCD01U16V2KX

1
C509
SC1U10V3KX

R627
DUMMY-10KR3F

U82

17,30,33,34,36 PM_SLP_S3#

BC289
SC4D7U10V-U

BC290
DUMMY-SC1000P50V3KX

5
2

OUT

BYPASS

SB: change Connect to


PM_SLP_S3# to reduce
power consumption in
S3 mode

R628
C510
DUMMY-28KR3F
SC1U10V3KX

TPS793475

3 CLK14_AUDIO

R656

IN
GND
EN

SB: Remove CLK14 and


change to 24.576 MHZ
crystall for EMI pass
1

1
2
3

DUMMY-0R2-0

BC286

CODEC_XIN
2

SC22P50V2JN-1

R667
X9

DUMMY-1MR2
01/28/2004

BC322

X-24D576MHZ-19
CODEC_XOUT

R629
2
U83

DUMMY-R3
R630
1
2

AC'97 LINK
R631 2
R632 2

1 33R2
1 33R2

R633 2

1 33R2

2
3
10
6
5
8
11

CODEC_BCLK
CODEC_SDI1

25
38

1
BC294
BC295
SCD1U10V2MX-1 SCD1U10V2MX-1
2

26
42
1
9

4
7

BC297
BC298
BC299
SCD1U10V2MX-1 SCD1U10V2MX-1 SC2D2U10V5KX

CODEC_VREF

27
29
30

AVDD1
AVDD2

31
33
34

BC300
BC301
SCD1U10V2MX-1 SC2D2U10V5KX

PC_BEEP
PHONE
AUX_L
AUX_R
VIDEO_L
VIDEO_R
CD_L
CD_GND
CD_R
MIC1
MIC2
LINE_IN_L
LINE_IN_R

AVSS1
AVSS2

VREFOUT

DVDD1
DVDD2

LINE_OUT_L
LINE_OUT_R
MONO_OUT

LINE_IN
BC292
SCD1U16V3KX

C_CODEC_MIC1
CODEC_MIC2

SCD22U10V3KX
BC296

28

TO Audio OP

VREF

HP_OUT_L
HP_COMM
HP_OUT_R

Jack Sense GPIO0


GPIO1

CAP2

EAPD

NC
NC
NC

SPDIF

35
36
37

AUDIO_OUT_L 25
AUDIO_OUT_R 25

39
40
41

HP_SPK_L
HP_SPK_R

43
44

SPDIF_SHDN

47

EAPD

48

CODEC_SPDIF 1

TP173
TPAD28

SPK_SHUTDOWN# 25
EAPD 25

R658

3D3V_S0

10KR2
01/19/2004
3D3V_S0

BC303
SC1000P50V

BC305

BC304
SCD1U10V2MX-1

R634
100KR2
LOUT1

SC1000P50V

G2
G1
5
4
3
6
2
1

25 HP_NB_SENSE

EXT MIC JACK


5V_S0

HP_SPK_R

TC24
1

HP_SPK_L

TC25
MIC1
R681
1KR2

R683
100R2
CODEC_MIC1 1

L28
BLM11A121S
1
2

SC1000P50V

BC293
SC1U10V3KX

AUD_VREFO

STAC9750-CC1-U
BC302

C511
1
2 CODEC_MIC1

SC1U10V3KX

DVSS1
DVSS2

AFILT1
AFILT2

12
13
14
15
16
17
18
19
20
21
22
23
24

32

DAC Ref Voltage


filter CAP

XTL_IN
XTL_OUT
SYNC
BIT_CLK
SDATA_OUT
SDATA_IN
RESET#

3D3V_S0

CID0
CID1

1
2

DUMMY-R3
CODEC_XIN
CODEC_XOUT

AC97-Link
I/F

5VA_AUD_S3

16 AC_SYNC
16 ICH_AC_BITCLK
29 AC_BTCLK_MDC
16 AC_SDATA_DOUT
16 AC_SDATA_IN0
16 CODEC_AC_RST#

45
46

ANALOG INPUT

OUTPUT

SC22P50V2JN-1

2
C727

C728

SC100P50V2JN

SC100P50V2JN

SC4D7U10V5ZY

SC100P50V2JN

SC100P50V2JN

C724 C725 C726BLM11A121S


L27

2 HP_SPK_L1
SE220U10V-1-U

01/27/2004
Change from 150u to 220u

0R2-0
2

HP_SPK_R2

R636

G2
G1
5
4
3
6
2
1

R682
2KR2
1

SE220U10V-1-U R635
2 HP_SPK_R1
1

HP_SPK_L2

0R2-0
AUDIO-JK29
22.10088.541

BC306
BC307
SC270P50V3JN SC270P50V3JN

HEADPHONE JACK
AUDIO-JK29
22.10088.541

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SB: Change for EMI solution

Title

AUDIO (1 of 2) -- Codec
Size
A3

Document Number

Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet

24

of

39

5V_S3

10dB

15.6dB

21.6dB

BC310
1
2

24 AUDIO_OUT_R

BC308
SC4D7U10V-U
R638
DUMMY-1KR2
2
2

R639

BC313
1
2

AUDIO_G0
AUDIO_G1

AUDIO_OUT_L1

5
6
10

BC318
SCD1U16V3KX

C514
SCD1U10V2MX-1

14
17
22
15
11

SPK_SDN#

VCC
Y
GND

5
4
2

R640
1

BC319
1
2

2
10KR2

NC7SZ386P6X-U
R643
100KR2

R641

PC_SPKRIN

100KR2

SCD1U10V2MX-1
R642
8K2R2

A
B
C

ROUT+
ROUT-

21
16

SPK_ROUT+
SPK_ROUTBC311

GND
GND
GND
GND
GND

LLINEIN
LHPIN
LIN
PC-BEEP
HP/LINE#
SHUTDOWN#
SE/BTL#
BYPASS

PVDD
PVDD
VDD

1
12
13
24
25

1
1
1
1

0R2-0
0R2-0
0R2-0
0R2-0

SPK_LOUT1+
SPK_LOUT1SPK_ROUT1+
SPK_ROUT1-

BC312

SC1000P50V
BC314

2
2
2
2

SC1000P50V

BC315

SC1000P50V

SC1000P50V

SPK_LOUT1SPK_LOUT1+
SPK_ROUT1+
SPK_ROUT1-

18
7

SPK1
MLX-CON4-U
21.D0010.104

4
3
2
1

19

BC321

TPA0312
SB: Change to JH2 that one
BC320
SCD47U16V

SC1000P50V

01/30/04

1
3
6

RLINEIN
RHPIN
RIN

4
9

U85
2KBC_SPKR_1

R674
0R2-0

01/30/04

R669
R670
R671
R672

PC BEEP
1
14,28 KBC_SPKR
17 SB_SPKR
21 CB_SPKR

C513
SCD1U10V2MX-1

SC1000P50V

SC1000P50V

LOUT+
LOUT-

5V_S3

BC317

GAIN0
GAIN1

SPK_LOUT+
SPK_LOUT-

1KR2
23
20
8

BC316

2
3

AUDIO_OUT_R1

SCD1U10V2MX-1

BC309
SCD1U10V2MX-1

U84

SCD1U10V2MX-1

24 AUDIO_OUT_L

RN71
SRN100KJ

5V_S3

6dB

3
4

1
1

From CODEC LINE OUT

AUDIO OP

AV

2
1

GAIN0 GAIN1

3D3V_S3
2

3D3V_S0

14

R644
100KR2

U46D

12
11

MUTE

From ICH4

2
IN

Q55
47K
R1

3 OUT
1 GND

R2
DTC144EUA

24 EAPD

From Codec

2
IN

Q56
47K
R1

3 OUT
1 GND

R2
DTC144EUA

24 HP_NB_SENSE

From HP Jack

2
IN

Q57
47K
R1

3 OUT

SPK_SDN#

13

17,30 G768D_PWROK

R680
100KR2

TSLCX08-U

1 GND

17 MUTE

SPK_SHUTDOWN# 24

SPK_SHUTDOWN#

R2
DTC144EUA

SB: 2004/03/09 To solve speaker pop sound issue

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

AUDIO ( 2 of 2 ) --Phone Jack


Size
A3

Document Number

Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet

25

of

39

DUMMY-0R5
R482

5V_BAY_S0
1

2
5V_S0

U77

5V_BAY_S0

6
5
2
1

45

FUSE-2A6V

SCD1U16V

C395

R151
DUMMY-R2

BC221
SC10U10V5ZY

BAY_EN#
2

BAY_IN_LOOP

5V_S0

VCC

BAYOFF

Pull high at ICH4 side

NC
A
GND

16 BAY_PWROFF#

BAY_PWROK# 17

S1N4148-U
5

5V_BAY_S0

3
2
1

VCC
RESET#
GND

PIDE_D10

PIDE_D11

10

PIDE_D12

12

PIDE_D13

14

PIDE_D14

16

PIDE_D7

PIDE_D6

PIDE_D5

PIDE_D4

11

PIDE_D3

13

PIDE_D2

15

PIDE_D1

17

PIDE_D0

RSTDRV#_5 18

18

PIDE_D15

22 K

CD_RST# 2

19
20
21

PIDE_DREQ

PIDE_DREQ 16

23

PIDE_IOW#

PIDE_IOW# 16

25

PIDE_IOR#

PIDE_IOR# 16

27

PIDE_IORDY

PIDE_IORDY

29

PIDE_DACK#

PIDE_DACK# 16

31

PIDE_IRQ14

PIDE_IRQ14 16

33

PIDE_A1

35

PIDE_A0

37

PIDE_CS1#

39

HDD_LED#

22
MAX809MEUR-T-U

22 K
24
1

26
R200

Q11_G
Q29
2N7002
1

RSTDRV#_5

R198

R77
2

2 HDD_CSEL

28

10KR2
DUMMY-0R2-0

3D3V_S0

470R2

30
32

S
3

PIDE_D9

Q28
2N7002
1

Q27
DTC124EUA-U1

U42

5V_BAY_S0

SIDE_IORDY_1

SIDE_IRQ15_1

NC7SZ14-U

RSTDRV#_5

D27

U43
1
2
3

C200
SC3D3U10V5ZY

10KR2

PIDE_D8

R172

MH1
1
2

BC225
SCD1U16V

CN9

SIDE_IORDY_1
SIDE_DREQ

F6
1

5V_BAY_1_S0

PIDE_D[0..15] 16
PIDE_A[0..2] 16

HDD CONN

R150
DUMMY-R2

SI3445DV-U

16

34
U46A

14

SIDE_IRQ15

SIDE_IRQ15 16

SIDE_IORDY

SIDE_IORDY

16

BAY_IN_LOOP

36

PIDE_A2

1
BAY_IN#_1

R147

BAY_IN# 28

PIDE_CS3#

16 PIDE_CS3#

100R2

HDD_LED# 14

40

TSLCX08-U

PIDE_CS1# 16

38
41
42

5V_S0

43
1

44
MH2

R602
DUMMY-1KR2
2

CDROM

46
SYN-CONN44D-4
20.F0510.044

02/10/2004

16

16 SIDE_DREQ
16 SIDE_IOR#

SIDE_DACK#
BAY_ID0
BAY_ID1
SIDE_A2
SIDE_CS3#

16 SIDE_DACK#
28 BAY_ID0
28 BAY_ID1
16 SIDE_A2
16 SIDE_CS3#

CD_AUDL

1
C340
SC4D7U10V5ZY

D32
C491
SC10U10V5ZY

SSM34A

CLOSE TO PIN

CD_RST#
SIDE_D7
SIDE_D6
SIDE_D5
SIDE_D4
SIDE_D3
SIDE_D2
SIDE_D1
SIDE_D0
SIDE_IOW#
SIDE_IORDY_1
SIDE_IRQ15_1
SIDE_A1
SIDE_A0
SIDE_CS1#
CDROM_LED#

SIDE_IOW# 16
SIDE_A1 16
SIDE_A0 16
SIDE_CS1# 16
TP181 TPAD28
5V_BAY_S0

CSEL

BAY_IN_LOOP 1

R171

5V_S0

2
SCD1U16V

52

SCD1U16V

C339
SCD1U10V2MX-1

10KR2
54

SCD1U16V

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

C193
2

C201
2

C194

5V_BAY_S0

26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

TP176
TPAD28

TP175
TP177
TPAD28
TPAD28

CD_AUDR
CD_AGND
SIDE_D8
SIDE_D9
SIDE_D10
SIDE_D11
SIDE_D12
SIDE_D13
SIDE_D14
SIDE_D15
SIDE_DREQ
SIDE_IOR#

IDE1
FOX-CONN50-2

51

53

SIDE_D[15..0]

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Optical Bay ID,00 CDROM;01 2nd-HDD


Title

16 USBP3

HDD/CD ROM

16 USBN3

Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

26

of

39

Boot Device must have ID[3:0] = 0000


Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46

RN29

RN28
4 SELECT_FWH
3 FWH_FGPI4
2
1

5
6
7
8

5
6
7
8

SRN10K-2

4
3
2
1

FWH_FGPI3
FWH_FGPI2
FWH_FGPI1
FWH_FGPI0

Unused FGPI pins must not be float

SRN10K-2

2
2

R585
68R2

1
R260
4K7R2

R259
1K5R2
2

SB: Because new add R684


is 330 ohm so need change
R260 from 1K to 4.7K to
make FWH_INIT# low level
be correct

PCIRST#_3

7,15,17,18,19,20,21,23,28

1D5V_S0

3D3V_S0

Q33
1FWH_INT_Q
MMBT3904-1-U
84.03904.B11

U55
CC_INIT1#
3D3V_S0

3D3V_S0

SELECT_FWH
FWH_FGPI4

3 PCLK_FWH

R240
10KR2
63.10334.1D1

FWH_FGPI3
FWH_FGPI2
FWH_FGPI1
FWH_FGPI0

R262
10R2

OE#/INIT#
WE#/FWH4
NC
DQ7/RES
DQ6/RES
DQ5/RES
DQ4/RES
DQ3/LAD3
VSS
DQ2/LAD2
DQ1/LAD1
DQ0/LAD0
A0/ID0
A1/ID1
A2/ID2
A3/ID3

32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17

R684

FWH_INIT#
LPC_LFRAME# 17,28

CC_INIT# 5,17

330R2
3

SB: for SIV pass

LPC_LAD3
LPC_LAD2
LPC_LAD1
LPC_LAD0

LPC_LAD[3..0] 17,28

NC
NC
NC
VSS
IC
A10/FGPI4
R/C#(CLK)
VDD
NC
RST#
A9(FGPI3)
A8(FGPI2)
A7(FGPI1)
A6(FGPI0)
A5(WP#)
A4(TBL#)
49LF004A-33

BC163
SC10P50V2JN-1

PCLK_FWH_2
16 FWH_WP#

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

BC157
BC150
SCD1U10V2MX-1SCD1U10V2MX-1
78.10492.4B1 78.10492.4B1
2

BC149
BC158
SCD1U10V2MX-1SCD1U10V2MX-1
78.10492.4B1
78.10492.4B1

BC162
DUMMY-SC10U10V5ZY

3D3V_S0

3D3V_S0

3,7,8,9,10,13,14,15,16,17,18,19,20,21,22,24,25,26,29,30,31,32,36,38,39

3D3V_S0
5V_S0

13,14,17,18,19,20,24,26,28,30,32,34,36,38,39

5V_S0

1D5V_S0

Wistron Corporation
7,8,9,15,16,18,38,39

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

1D5V_S0
Title

FWH/Debug Port
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

27

of

39

3D3V_S3

1
2
3
4

3D3V_S3

1
Q

CLK
GND

26 BAY_ID0
26 BAY_ID1
17 RCIN#
17 ICH_A20GATE
17 ECSCI

ICH_A20GATE
ECSCI
CLK_RUN#

27
26
23
22
21
20
19
18

KBRESET_S3#

1
2

71
VCC
XIN
XOUT
VREF

TSLCX74-U

USB_EN#
AD_IN_KBC
BAT_IN_KBC#
802.11LED#
X_BTM#
KBC_P65

USB_EN# 29
TP179
TPAD28
TP22TPAD28
TP180
TPAD28

BL2_1#

28
29
72

Europe

LOW

HIGH

MATRIX2 LOW

HIGH

LOW

2C477SC100P50V2JN
1
2C478SC100P50V2JN
1
2C479SC100P50V2JN
1
2C480SC100P50V2JN
1

KROW7
KROW5
KROW6
KROW8

BC123
SCD1U16V

4K7R2

R166

10KR2
2

2
4
3
2
1

DUMMY-R2
D24
S1N4148-U
1
2
CNVSS_1

DTA124EE
84.00124.01H

BT_SDA_5 35,37
2

BT_SCL_5 35,37

2
R479
10KR2

R480
10KR2

R481

KROW2
KCOL5
KROW1
KROW4

1 GND
R2
DTC144EUA
84.00144.B1K

R167

5V_S0

TouchPad Connector

For EMI

2C473SC100P50V2JN
1
2C474SC100P50V2JN
1
2C475SC100P50V2JN
1
2C476SC100P50V2JN
1

2
IN

3 OUTCNVSS_2 2

Q24 2N7002

KROW3
KCOL11
KCOL15
KCOL14

5V_S0
Q21
Q22
47K
R1

CNVSS

KBC_SDA_5

BC114
SCD1U16V

BC115
0R2-0
SC1U10V3ZY
CN2

2C465SC100P50V2JN
1
2C466SC100P50V2JN
1
2C467SC100P50V2JN
1
2C468SC100P50V2JN
1

470R2
63.47134.151

R169
R168
4K7R2

KBC_SCL_5

KCOL6
KCOL7
KCOL2
KCOL13

5V_S0

JAP

2C461SC100P50V2JN
1
2C462SC100P50V2JN
1
2C463SC100P50V2JN
1
2C464SC100P50V2JN
1

X7
RESON-8MHZ-U
82.10009.001

KCOL8
KCOL10
KCOL9
KCOL12

SRN10K

(NEAR M38859)

RN67
SRN10K

KROW2
KROW1
KROW4
KROW3

2C457SC100P50V2JN
1
2C458SC100P50V2JN
1
2C459SC100P50V2JN
1
2C460SC100P50V2JN
1

5V_S0

KCOL4
KCOL1
KCOL3
KCOL16

8
7
6
5

SRN10K

(2.5V) 1
D23
KBC_REF_1 APL431-U
74.00431.F3B
R170
47KR3F

5V_S0

SC68P50V2JN

1
2
3
4

1 2

KBDATA_5
MDATA_5

KBCLK_5
MCLK_5

1 2

BC218

1
2
3
4

2C453SC100P50V2JN
1
2C454SC100P50V2JN
1
2C455SC100P50V2JN
1
2C456SC100P50V2JN
1

TDATA_5
TCLK_5

RN55

8
7
6
5

Q23 2N7002

MATRIX1 LOW

US

MLX-CON28-1
20.K0004.028

15KR3F
R149

Keyboard Matrix

MATRIX2
MATRIX1

KROW7
KROW5
KROW6
KROW8

R148

5V_S0

30

3D3V_S3
RN56

DUMMY-R2

M38859FFHP
Use 38857 symbol
and change to
38859 P/N

C192
SC15P50V2JN

C191
SC15P50V2JN

R477
10R2

S1N4148-U

DUMMY-10KR2

BC217
SCD1U16V
78.10492.4B1 (3.3V)

CNVSS
KBRESET_S3#

30 KBC_SCL_5
30 KBC_SDA_5

MATRIX2

D39

R591

KBCFLASH

MATRIX1

25
24
30
73

2
3
4
5
6
7
8
9

70
69
68
67
66
65
64
63
17,27 LPC_LAD0
17,27 LPC_LAD1
17,27 LPC_LAD2
17,27 LPC_LAD3
17,27 LPC_LFRAME#
7,15,17,18,19,20,21,23,27 PCIRST#_3
3 PCLK_KBC
17,19,21 PCI_SERIRQ

S1N4148-U
AD_IN_KBC
1

R476

XIN_KBC
XOUT_KBC
KBC_REF

KCOL3
KCOL1
KCOL4
KCOL12
KCOL9
KCOL10
KCOL8
KCOL13
KCOL2
KCOL7
KCOL6
KCOL14
KCOL15
KCOL11
KROW3
KROW4
KROW1
KCOL5
KROW2
KROW8
KROW6
KROW5
KROW7

D38
2

KCOL16

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

BC219
SC10P50V2JN-1

AD_IN

BRIGHTNESS 14
KBC_SPKR 14,25

29

31,36,37 AD_IN

BAY_IN# 26
ECSMI 17
ECSWI 17
PM_SUS_STAT# 17
COVERUP 14,30

ECSMI
ECSWI

RESET#
CNVSS
VSS
AVSS

CN3

P7-7/SCL
P7-6/SDA
P7-5/INT-41
P7-4/INT-31
P7-3/INT-21
P7-2
P7-1
P7-0

3D3V_S5

S1N4148-U
1
BAT_IN_KBC#

AD_OFF 37
SW_THRM_SDN 30

17
16
15
14
13
12
11
10

5
6
7
8

Internal KeyBoard Connector

P8-0/LAD-0
P8-1/LAD-1
P8-2/LAD-2
P8-3/LAD-3
P8-4/LFRAME#
P8-5/LRESET#
P8-6/LCLK
P8-7/SERIRQ

D10
2

P5-0/INT-5
P5-1/INT-20
P5-2/INT-30
P5-3/INT-40
P5-4/CNTR-0
P5-5/CNTR-1
P5-6/DA-1/PWM-01
P5-7/DA-2/PWM-11

P4-0/XCOUT
P4-1/XCIN
P4-2/INT-0
P4-3/INT-1
P4-4/RXD
P4-5/TXD
P4-6/SCLK
P4-7/SRDY#/CLKRUN#

BAT_IN#

DUMMY-10KR2
1
80
79
78
77
76
75
74

13

U76B

MATRIX1
MATRIX2
BAY_ID0
BAY_ID1

35,37 BAT_IN#

11

PCIRST#_3

VCC
D

PR

14
12

10

3D3V_S5

CL

17,31,34,35,36 PM_SLP_S4#

R590

P6-0/AN-0
P6-1/AN-1
P6-2/AN-2
P6-3/AN-3
P6-4/AN-4
P6-5/AN-5
P6-6/AN-6
P6-7/AN-7

BL2_1#

KBCFLASH

35 BL2#

RTC_IN

P2-0/CMPREF
P2-1
P2-2
P2-3
P2-4(LED-0)
P2-5(LED-1)
P2-6(LED-2)
P2-7(LED-3)

35 FLASH_GPIO1
35 FLASH_GPIO2

38
37
36
35
34
33
32
31

10KR2

MUTE_LED#

R31

U75

TPAD28 TP178

14 SCROLL_LED#
14 CAPS_LED#
14 NUM_LED#

BC222
SCD1U16V

62
61
60
59
58
57
56
55

54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
P0-0
P0-1
P0-2
P0-3
P0-4
P0-5
P0-6
P0-7
P1-0
P1-1
P1-2
P1-3
P1-4
P1-5
P1-6
P1-7

3D3V_S3

10KR2

Q17
2N7002

1
G

3D3V_S3

3D3V_S3
BC216
SCD1U16V

Q16
2N7002

1
G

P3-0/PWM-00
P3-1/PWM-10
P3-2
P3-3
P3-4
P3-5
P3-6
P3-7

2
3

RTC_IN
D

3
1

R361

2 10KR2

ECSWI
ECSMI
CLK_RUN#
ECSCI

SRN10K
BC220
SC10U10V5ZY

2
3D3V_RTC

8
7
6
5

KROW1
KROW2
KROW3
KROW4
KROW5
KROW6
KROW7
KROW8

SRN10K

R344
10KR2

R6451

RN57

KCOL1
KCOL2
KCOL3
KCOL4
KCOL5
KCOL6
KCOL7
KCOL8
KCOL9
KCOL10
KCOL11
KCOL12
KCOL13
KCOL14
KCOL15
KCOL16

KBC_P65

MUTE_LED#
BAY_ID0
BAY_ID1
802.11LED#

IN

SRN10K

8
7
6
5

R1

R48
10KR2

1
2
3
4

R2

3D3V_S3

1
2
3
4

OUT

5V_S0

RN23

8
7
6
5

GND

RN54
BAT_IN_KBC#
AD_IN_KBC
MATRIX2
MATRIX1

7
BC223
SC47P50V2JN

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

MOLEX-CON6-1
20.K0010.006

SB:03/05/2004 change pin


define for one layer FPC
BC224
SC47P50V2JN

1
2
3
4
5
6

TCLK_5
TDATA_5

Title

KBC/KB&TPAD CONN
Size
Document Number
Custom
Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet
E

28

of

39

MDC CONN
CN10

TP96
TP95
TP97
TP94
TP98

3D3V_LAN_S5AC
3D3V_S0
16 MDC_AC_DOUT
16 MDC_AC_RST#

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30

3D3V_LAN_S5AC
A

R652
10KR2

TP99 TPAD28

TP80 TPAD28

MDC_AC_SYNC 16

AC_DIN1B_R

R501
MDC_BITCLK

AC_BTCLK_MDC 24

0R2-0

34
36

100KR2
C206
SCD1U16V

C402
SC22P50V2JN-1

C220

R502

1
2

SC4D7U10V5ZY

C515
SCD1U16V

33

AC_DIN1 16

22R2

R499

TPAD28
TPAD28
TPAD28
TPAD28
TPAD28

32

31

35

Voice Modem

AMP-CONN30A-1
20.F0099.030

USB PORT

Dual USB switch


USB1_VCC

USB0_VCC

5V_S3

A1
USBN0
1
R649

16 USBP0

1
USBP0
R651

0R3-U
0R3-U

A2
A3
A4

B2
B3
B4
2
3

USB4USB4+

2
USB_OC#0 16

USB_OC#4 16

SB:03/03/2004

USBN4

USBN4 16

USBP4

USBP4 16

0R3-U

R650

8
7
6
5

0R3-U

USB1_VCC

C522
SCD1U10V2MX-1

L24
2

SKT-USB-61
22.10218.C81

L7

USB0USB0+

OC1#
OUT1
OUT2
OC2#

TPS2062D

28 USB_EN#

R648
16 USBN0

GND
IN
EN1#
EN2#

C519
SCD1U10V2MX-1

4
1
B1

1
2
3
4

C520
C521
SCD1U16V3KX SC10U10V5ZY

2
SKT2

U86

C389
SC22U10V6ZY-U

NEAR CONNECTOR

C388
SC22U10V6ZY-U

SB:03/05/2004 Add C389 and


C390 for USB Droop test
pass

Layout trace 40 mil


C169SCD1U10V2MX-1

C170
SCD1U10V2MX-1

C390
SC22U10V6ZY-U

C391
SC22U10V6ZY-U

USB0_VCC

DY-DLW21SN900SQ2-U

DY-DLW21SN900SQ2-U

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

MDC CONN & USB CONN


Size
A3

Document Number

Date: Thursday, April 15, 2004


1

Rev

SC

MOLOKAI
Sheet
5

29

of

39

240 ms after VCC_G768 > 4.38v

U66

10

CLK

FG

11

AGND
DGND

RESET#

R420

R419

VCC
VCC

SMBCLK
SMBDATA

100KR2

VCC_FAN

16

G768_HW_SHDN

R235

DXN

14
12

28 KBC_SCL_5
28 KBC_SDA_5

9
8

FANVCC
TH_SHUT

ALERT#
NC

8
7

1
2
U25D
TSAHCT125 DUMMY-R2

12
FAN_FB

10

11

THRM_SDN_EN# 16

HW_THRM_SDN

5V_S0

13
5V_S0

100R2

2
15

CLK32_G768
14

TSLCX08-U

DXP1
DXP2

5 THERMDN

U46C

17,25 G768D_PWROK

3
5

13

THERMDP2

14

3D3V_S0

5 THERMDP1

Check default setting,


default enable is
preferred

5V_S0

R236
10KR2
1

5V_S0
THERMDP2

THERMDP1

CN8

FAN_FB

BC196
SC2200P50V2KX

3
2
1

C166
SC10U10V5ZY

Q32
3
G768D_PWROK1

BC197
SC2200P50V2KX

R1
2
R2
PDTC124EU

2
THERMDN

THERMDN

DUMMY-C2

VCC_FAN

THERMDP1/DP2/THERMDN ON THE SAME LAYER


W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
Q42
CAPS CLOSE TO G768D
MMBT3904-U1

THERMDP2
D31
S1N4148-U

C362

SYSTEM SENSOR
2

BC173
SCD1U16V
1

THERMDN

put together

5V_AUX

SC:change TEMP
setting from 85
to 105 degree.
1

32K suspend clock output

32KHZ

2 CLK32_G768

31 PURE_HW_THRM_SDN#

R106
0R2-0

U65

CPU_THSET

1
2
PURE_HW_THRM_SDN# 3

R112
4

15KR3F

VCC

R393

SET
GND
OUT#

VCC
OUTSET
HYST

6
5
4

10R2

NC7SZ126-U

OE
A
GND

C144
SCD1U16V

CPU_TH_HYST
1

1
2
3

U28
17,24,33,34,36 PM_SLP_S3#
8,17 PM_SUS_CLK

5V_AUX
C349
SCD1U16V3KX

3D3V_S5

BC169
SC4D7U10V5ZY

SC470P50V3JN

CON3-4
20.D0012.103

C351
SCD1U16V

1
2

C300

8,17 PM_THRM#

R321
4K7R2

FAN
Conn.

G768D

R417
DUMMY-R2

R418
DUMMY-R2
2

HW thermal shut down tempature


setting 105 degree . Put Near vent
out .

R120
240KR3

MAX6510HAUT-T-U
2

RESUME RESET

3D3V_S5

COVER SWITCH

3D3V_S5

D28

3D3V_S3

TO SB

RSMRST# is RTC power plane

RSMRST# 17

TSAHCT14

TSAHCT14

3
1
G

HW_THRM_SDN_1

S S

1
G

Wistron Corporation

SW_THRM_SDN 28

Q31
2N7002

R222
10KR2

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

G768D

R203
10KR2

Q30
2N7002

11
13

DD

HW_THRM_SDN
SW-SIZ011NST
62.40060.011

U44D
TSAHCT32

12

SW1

33,38 BL3

14

5V_AUX

BC9
SC1000P50V

R14
100R2

RSMRST#_1

BC148
SCD1U16V3KX

U56B

470KR2

R2211

U56A

14

1
R13
10KR2

TO KBC

14

14,28 COVERUP

3D3V_S5

BAT54-1
2

Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

30

of

39

5V_AUX

Power ON Circuit

R459

10KR2
4

5V_AUX

R458
51KR2
2

1
2

D
Q43
2N7002

1
G

R474
10KR2

U71E
C370
SCD1U16V
1

R464

TSAHCT14

11

10

D37

SB_PWRBTN# 17

S
47KR2

3D3V_S5
5V_AUX

AD_IN 28,36,37

1KR2
C321
SCD1U16V

220KR2J
S1N4148-U

R460

From PWRBTN

PWRBTN#

22KR2J

14

S1N4148-U

TSAHCT32
4
2

R201

U71D

PWRBTN#_RC

5V_AUX
3D3V_S0
1

D1

14

U44B

TSAHCT14

13

R202
100KR2

GND

5V_AUX

30 PURE_HW_THRM_SDN#

CLK
Q

PM_SLP_S4# 17,28,34,35,36

CL

8
PM_SLP_S4#

R363
8

11

R362
10KR2

14

U73B
TSAHCT74
14
VCC
12
D

10
9

PR

14

5V_AUX
U44A
TSAHCT32
1

33 MAX1999_ON

5V_AUX

C373
SCD1U16V

To SB

PWRBTN
1

PWRBTN#

SW3
PUSH-SW31-U

C719
SCD1U16V

SB: 2004/03/05

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

POWER ON CIRCUIT
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

31

of

39

Deep Sleep
100k/(100k+1.21k)=98.79%
OffSet= 1.21%

5V_S0

3
1

G
S
S
S

Q36
S2N3904-U2

10KR2

1
2

4
3
2
1

1
2

1
2

1
2

2
2

1KR2
C334
SC1U10V3KX

11

14

14
R375

10

13

TC5

12

CPUCORDE_ON_DELAY
1

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

SB: 2004/03/01

IMVP IV-CPU POWER-ISL6218


Size
A3

TC4

U6F
TSLCX14-U

Document Number

Date: Thursday, April 15, 2004

VCC_IO_S0-->Delay 3 mS-->CPUCORDE_ON_DELAY
A

2
1
2

2
1

5
6
7
8
G
S
S
S

2
8

Q39
S2N3904-U2

TC9

TSLCX14-U

3
VCC_IO_S0

R377

4
3
2
1

TSLCX14-U

3
2

Q38
2N7002

1
G
2

CPUCORDE_ON_DELAY

1
G

U6D

2
3

3 CLK_PWD#

Q37
2N7002

TC7

3D3V_S0

U6E

CPUCORE_ON

5
6
7
8
G
S
S
S
4
3
2
1

14

14

U6C

1KR2F
VGATE

CLK_PWD#

3D3V_S0

3D3V_S0

TSLCX14-U
R395

TC10

1
2
1
2

1
2

R401
3K3R2

R376
10KR2
R397
10KR2

MMSZ4681T1

3D3V_S0
3D3V_S0

D18
C343
SC1000P50V

2
1

1 2
1
2

3D3V_S0

D19
DUMMY-B340LA

Active Mode:
1.Highest Frequency:
VID=1.484V/1.00V
2.Lowest Frequency:
VID=0.956V/0.85V
Deep Sleep Mode:
1.Highest Frequency: VID=1.484V,Offset=
-1.2%->VID=1.466
2.Lowest Frequency: VID=0.956V,Offset=
-1.2%->VID=0.945
Deeper Sleep Mode:
VID=0.748V

2
DUMMY-C2

C121
SCD1U16V3KX

For Banias/ULV CPU:

C94

3D3V_S0

SC:
populate
TC10 for
VTT test
pass

R396
45K3R3

V_OCSET = 1.75V
V_DRSV = 0.75716V
V_BOOT =1.2611V
I_OCSET = 12.5uA =>
OCP =125% ~ 175%

R82
3K57R3F

5
6
7
8

5
6
7
8
4
3
2
1

G
S
S
S

2
3
1

1
2

C124
SC560P

C95
SC2200P50V2KX

R83
DUMMY-R2

R394
2D2R3-1-U

R102
54K9R3F

R111
75KR2F

BAT54-1

2
1
1 2
2
2

C125
SC1U10V3KX

R101
15KR3F

C122
SCD1U16V3KX

U63

6217_DRSV
6217_STV
6217_OCSEL

ISL6218

C123
SC2200P50V2KX

C96
DUMMY-C2

SCD1U50V3KX

GAP-CLOSE

C97
SCD015U50V3KX

IMVP IV
Load Line Slope :3mR
32A=> 96mV
Rdroop = 96mV /
32uA

G11

IND-D68UH-4-U

ST220U2VDM-1

R103
DUMMY-R2

VCC_CORE_S0

ST220U2VDM-1

1 2

U64

6217_LG1

ISL6218CV-T
SC: change for
load line test
pass

L21

6217_UG1
6217_BOOT1

5K11R3F
C98
DUMMY-C2

SC10U35V0ZY-U

ST220U2VDM-1

CPU_CORE_1

C342

MAX=21A
Vf=0.7V

C92
SC2200P50V2KX

6217_ISEN1

C120

ST220U2VDM-1

R84

C341

ST220U2VDM-1

6217_EA+
6217_CONP
6217_FB
6217_SOFT

38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20

C127
SCD33U16V3ZY

FDS7088N3

VGATE

VBAT
ISEN1
PHASE1
UG1
BOOT1
VSSP1
LG1
VDDP
N/C
N/C
N/C
N/C
N/C
N/C
VSEN
DRSV
STV
OCSET
VSS

FDS7088N3

CPUCORE_ON_1
DPRSLPVR
PM_STPCPU#
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5

5V_S0

2
1

2
2 1KR2

17 DPRSLPVR
3,17 PM_STPCPU#

VDD
DACOUT
DSV
FSET
N/C
EN
DRSEN
DSEN#
VID0
VID1
VID2
VID3
VID4
VID5
PGOOD
EA+
COMP
FB
SOFT

2
1

6217_DSV
6217_FSET

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

R400
2K55R3F

C119

U26

SC10U35V0ZY-U

243KR2F

R85
DUMMY-R2 17 VGATE

R104
1R2J

U24

FDS7096N3

R87

R86

C128

U27

PWRCH Low ==> One Phase

CPUCORE_ON

C100
SC1U10V3KX

D33

FDS7096N3

5 H_VID[5..0]

C91

6217_VBAT

SC10U35V0ZY-U

R89
100KR2F

C126
SC2D2U10V3ZY

SC10U35V0ZY-U

C99
SCD027U50V3KX

R105
100R5

SCD1U50V3ZY

R90
0R2-0

SC:Change
for VTT
test pass

SC:
populate
C341 for
VTT test
pass

5V_S0
1

R88
1K21R2F

MAX=14A

DCBATOUT

6217_DACOUT

IFL=(RISEN*32uA*n) / Rds(on)=
1.96k*32uA*2 / 5mR =25.157A
FDS7088N3 Rds(on)=5mR

DCBATOUT

Active Deep Deeper


DPRSLPVR 0
0
1
STP_CPU# 1
0
0

Rev

SC

MOLOKAI
Sheet
E

32

of

39

SYSTEM DC/DC
3D3V_S5/5V_S5

DCBATOUT

5V_AUX

11

SC: change to
fix 5V output
and not using
adjustment
mode.
MAX1999_ILIM5

MAX1999_ILIM3

SHDN#

R9
0R2-0

1
2

5
6
7
8
D
D
D
D
G
S
S
S

ILIM5

PRO#

BC54

10
1

1
5
6
7
8
4
3
2
1
2

PRO#
NC

R12

MAX1999_FB5

4
3
2
1

MAX1999_DL5

21

ON3
ON5

R10
0R2-0

20

17
VCC

V+

FB5

FB3

MAX1999_LX5

19

DUMMY-R3
3
4

MAX1999_SHDN# 6

OUT5

15

5V_S5
L3
IND-4D7UH-16
1
2

1
2

1
2

1
2
1

BST3

S
S
S
G
1
2
3
4
8
7
6
5
D
D
D
D

OUT3

3
2

1
2

8
7
6
5
D
D
D
D

1
2

S
S
S
G

DL5

MAX1999_DH5

R309
2MR2

1
2
3
4

LX5

DL3

16

TC2
ST150U6D3VM-U

DUMMY-R3
MAX1999_ON_1
MAX1999_ON_1

LX3

14

SCD1U16V3KX

R288

DH5

OCP:7.5A~10.5A

U22
SI4892DY

22

DH3

C55
SC10U35V0ZY-U

24

BST5

SI4800DY

S
S
S
G

27

MAX1999_DL3

BST3

D
D
D
D

MAX1999_LX3

MAX1999_FB3

U2
MAX1999EEI

U18

C54
SC4D7U35V-U

MAX1999_BST5

C30
SC47P50V2JN

D2
BAW56-1

C282
DY-SC100P50V2JN

DCBATOUT

C32
SCD1U16V3KX

26

R295
2MR2

SC:Change for
Derating pass

28

MAX1999_DH3

C281
DY-SC100P50V2JN

C9
SC47P50V2JN

U21
SI4892DY

ST150U6D3VM-U
TC1

BC27
SCD1U16V3KX

C34
SC1U10V3ZY

R34
0R2-0

SI4800DY

R11
0R2-0

U17

L2
IND-4D7UH-16
1
2

C35

2
R35
10R2

MAX1999_BST3
C11
SCD1U16V3KX

C39
SCD1U50V3ZY

C52
SC4D7U35V-U

3D3V_S5

SC1U10V3ZY

2
R582
4D7R5

C8
SCD1U50V3ZY

C36
SC4D7U35V-U

DCBATOUT

MAX1999_VCC

MAX1999_V+

2
R36
4D7R5

1
4

OCP:6A~8A

MAX1999_REF

REF

PGOOD

R293
10KR2
1

R310
18KR2F

MAX1999_VCC

18

30mA MAX.

MAX1999_VCC

R586
470KR2

1
2

470KR2

31 MAX1999_ON

1
MAX1999_ON_1

MAX1999_TON

S
R294
100KR2
MAX1999_V+

2
3

MAX1999_SHDN#

1
G

SKIP# = VCC : PWM MODE


SKIP# = GND : SKIP MODE
SKIP# = REF/FloatING : Ultrasonic MODE
(25KHz min)

C6
SCD1U50V3ZY

30,38 BL3

Q5
DUMMY-2N7002

R32
0R2-0

38 MAX1999_SKIP

Ton = VCC : 200KHz/300KHz


Ton = GND : 400KHz/500KHz
(5V/3D3V)

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

MAX1999/3D3V_S5/5V_S5
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

C451
SCD1U10V2MX-1

R289
0R2-0

MAX1999_VCC

R286
DUMMY-R2
1
2

Q52
2N7002

1
G

1
2
3
2

R33
DUMMY-R2

MAX1999_SKIP#

Q51
2N7002

1
G

17,24,30,34,36 PM_SLP_S3#

R587
470KR2

R292

MAX1999_VCC

MAX1999_SKIP
D

TP0610T

PRO#

R313
100KR2
R312
100KR2

3
Q53

MAX1999_VCC
MAX1999_VCC

DCBATOUT

R291
24KR2

1
2

C33
SC1U10V3KX

5V_AUX
C10
SC1U10V3KX

30mA MAX.

1
R290
10KR2F-U

3D3V_AUX

MAX1999_VCC
2

23

GND

LDO5

SKIP#

LDO3

1
MAX1999_SKIP# 12

25

2
1

R311
10KR2F-U

SC: change to
fix 3D3V output
and not using
adjustment mode.

C7
SCD22U10V3KX

MAX1999_REF

ILIM3

TON

13

MAX1999_TON

Rev

SC

MOLOKAI
Sheet
E

33

of

39

SYSTEM DC/DC
2D5V_S3/1D35V_S0

3D3V_S3

2M1715SKIP#

R126
10KR2

R121

BC205
SC4D7U10V5ZY

1
2

4
3
2
1

1
2

BC210
SCD1U16V3KX

D42
SSM34A

R462
0R2-0
2

1
2

D
D
D
D
G
S
S
S

DUMMY-SSM5819S

28
15
23

R446
DUMMY-R2

R123
DUMMY-R2

R443
100KR2

M1715TON
M1715REF

BC208
SCD22U10V3KX

For MGM+,set to
1.35V

R445
300KR2F

5V_S0

M1715ILIM2

5
9

TON
REF

M1715FB2

12

AGND
PGND
PGOOD

13

FB2
ILIM2

1V

ILIM1

R444
330KR2F

8
22
7

FB1

M1715DL2

14

SC: Change D42 to


SSM34A for 2.5V
undershoot issue

M1715ILIM1

OUT2

M1715LX2

19

OUT1

16

N.C.
N.C.
N.C.

1
2

M1715FB1

DL2

4
3
2
1

2
LX2
DL1

M1715DH2

TC18

BC207
SC2200P50V2KX

2
1

4
21
20

LX1

M1715BST2

17

2D5V_S3

D22

BC212
SC2200P50V2KX

R448
10KR2F-U

V+
VCC
VDD

11
10

24

DH2

6
18

5
6
7
8

2
1

ON2
ON1

8
7
6
5
1
2
3
4

S
S
S
G

D
D
D
D

2
1

DUMMY-SSM5819S

27

M1715DL1

DH1

1
2

M1715LX1

1
1

1
2

26

SKIP#
BST2

ST220U4VDM-6
R461
DUMMY-15KR2

M1715DH1

BST1

C369
DUMMY-SC100P50V2JN

25

L23
IND-4D7UH-16
2

R134
3D3R2J

SI4892DY

R118
1
3D3R2J

R601
2D2R2J

BC211
SCD1U16V3KX

R124
2MR2

R447
3K48R3F

C364
SC100P50V2JN

BC198
SCD1U16V3KX

U29
SI4892DY

1D35V_DC_S0

R600
U69
MAX1715EEI-U2
2D2R2J

U31

D21

C167

SC47P50V2JN

OCP:8.5A~10.5A

S
S
S
G
1
2
3
4
2
1

2
1

M1715BST1

TC17
ST220U2D5VBM

S
S
S
G

2D5V_ON

D34
BAW56-1

1D2V_ON

BC206
SCD1U16V3KX

G15
GAP-CLOSE-PWR

G16
GAP-CLOSE-PWR

L22
IND-2D2UH-6
1
2

C363
SCD1U10V2MX-1

M1715_VDD

5
6
7
8

1
2

8
7
6
5
D
D
D
D

1
2

U32
SI4800DY

BC209
SC4D7U35V-U

R117
0R2-0

BC118
SC4D7U35V-U

R119
10R2

BC117
SCD1U50V3ZY

BC213
SCD1U50V3ZY

SI4800DY

D
D
D
D

BC100
SC1U10V3ZY

BC214
SCD1U50V3ZY

BC116
SC4D7U35V-U

1D35V_S0

M1715VCCF

U30

PM_SLP_S3# 17,24,30,33,36

5V_S5
BC101
SCD1U50V3ZY

R122
DUMMY-R2
1
2
17,28,31,35,36 PM_SLP_S4#

OCP:7.5A~9.5A

2 PM_SLP_S3#
R125
0R2-0

10KR2
DCBATOUT

1D25V_DDRVREF_S3 need 10 mil and must near NB/DIMM

2D5V_S3

3D3V_S3

7
LMV822MM

SCD1U16V
U67B

C344
SCD1U10V2MX-1

C348
SCD1U10V2MX-1

1
R403
470R2F

1D25V_DDRVREF_S3
C359
1
2

C346
SCD1U10V2MX-1
2
1

R402
470R2F

BC190
SCD47U10V3ZY

Wistron Corporation
1

R404

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
2
Title

DUMMY-0R2-0

MAX1715/2D5V_S3/1D35V_S0
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

34

of

39

CHARGER CIRCUIT

Q3
2N7002

1
2

1645_ALERT#

1
R4
10KR2

R306

4
3
2
1

BC43
SC10U35V0ZY-U
2
1

BC44
SC4D7U35V-U

5
6
7
8
2

BT+

C27
2
1

SCD01U50V3KX

C26
2
1

C5

SCD01U50V3KX

C4

5V_AUX

8K2R2
2

R1

D02R7520F
1

U9
SI4892DY
2

0x12
BC170
SC1500P50V2KX

R46
DUMMY-R3

BC20
SCD1U50V3ZY

SC10U25VKX-1-U1

BC21
SCD1U50V3ZY

IND-15UH-27

11645_LX_2
2

R50
DUMMY-R3

1645_CSIP
1645_CSIN
1645_PDL
1645_ALERT#

(10R3)

SC10U25VKX-1-U1

1645_DLO_2

02/09/2004

L1

2
0R2-0

R47
1

SI4425DY

R24

R23

1R2J

1R2J
1

1645_DH1_2

BC45
DUMMY-C3

1645_TH

U8
SI4892DY
2

MAX1645BEEI

5V_AUX

1 1645_LX_1
2

5
6
7
8
D
D
D
D
G
S
S
S
4
3
2
1

R51
1 0R2-0

1645_BST
1645_DH1_1
1645_LX
1645_DLOV
1645_DLO_1

G13
R3
100KR2

BC22
SCD1U16V3KX

U7

5V_AUX

notice sense resistor noise and trace

GAP-CLOSE

R2
8K2R2

R307
100KR2

FLASH_GPIO2
U1

2
BL2#
CHARGE_LED# 3

28 BL2#
14 CHARGE_LED#
R28
1
2
ATTINY12_RESET

BT_SDA_5

5V_AUX
C280
SCD1U10V2MX-1
2 ATTINY12_PB0_11

FLASH_GPIO2

2N7002
1
G

R282
1KR2

BAT_IN#

2 FLASH2

R281
10KR2

2
C47
DUMMY-C2

2
R284

Q4
S2N3904-U2

Q7
D

20KR2

R283

ATTINY12L-4SI-8

2
R345
10KR2

VCC

20KR2

3
2 FLASH1

1KR2

PB2/SCK/T0

GND

BT_SCL_5
ATTINY12_PB0

37 AD_IN_C

Q13
S2N3904-U2

RESET#/PB5

6
5

(SCD1U10V2MX-1)
2

FLASH_GPIO1

R346

PB1/MISO/INT0/AIN1
PB0/MOSI/AIN0

C298
SCD1U16V

XTAL1/PB3
XTAL2/PB4

0R2-0

FLASH1_1 2

R308
1KR2

FLASH_GPIO1

28 FLASH_GPIO2

System constant power setting 98%


VCLS=4.096(VREF)*{16.2K(R7)/[40.2k(R6)+16.2K(R7)]}=1.1765V
Imax=1.1765/(20V*20m ohm)=2.94A
constant power setting=2.94*20=58.8W

28 FLASH_GPIO1

1 ATTINY12_RST_1

BC23
SCD1U16V3KX

2ND source PN:74.01645.07S

5V_AUX

5V_AUX

BC1
SC1U50V5ZY

BC2
SCD1U16V3KX

5V_AUX

R305
8K2R2
2

1645_DAC

28
27
26
25
24
23
22
21
20
19
18
17
16
15

BC3
SCD01U50V3KX

BC4
SCD01U50V3KX

5V_AUX

2
R5
10KR2

CVS
PDS
CSSP
CSSN
BST
DHI
LX
DLOV
DLO
PGND
CSIP
CSIN
PDL
INT#

1645_CCV_1

DCIN
LDO
CLS
REF
CCS
CCI
CCV
GND
BATT
DAC
VDD
THM
SCL
SDA

33R2

5
6
7
8

SC1U10V3KX

1
2
3
4
5
6
7
8
9
10
11
12
13
14

D
D
D
D

1645_CLS
1645_REF
1645_CCS
1645_CCI
1645_CCV

R49

4
3
2
1

2
40K2R3F

LDO_VCC

G
S
S
S

R6
1

U10

D13
S1N4148-U
2

D
D
D
D

DY-2N7002
BC6

BC26
SCD1U50V3ZY

R52
2

BC7
SC1U50V5ZY

1645_CVS

BC8
SC1U50V5ZY

BC19
DUMMY-C3

BC24
SC1U50V5ZY

(SC1000P100V3KX) (10R3)

BC25
SC1U50V5ZY

R8

DY-52K3R3F

4D7R3
1

(SC1000P100V3KX)

R25
1KR2

BC18
SCD1U50V3ZY

R26

LDO_VCC

1645_DCIN

1
D

R45
D02R7520F
2

S
S
S
G

Q2
1
G

1645_AD+_1

4D7R3
1

1645_PDS
1645_CSSP
1645_CSSN

4
3
2
1

16K2R3F

17,28,31,34,36 PM_SLP_S4#

37 BT+SENSE
28,37 BAT_IN#
28,37 BT_SCL_5
28,37 BT_SDA_5

R27
DUMMY-R3

D9
S1N4148-U
R7

SC: Change
constant
current to
2.94A all
the time

R29
DUMMY-R3

3
2

1
R280
100KR2

D
D
D
D

D
Q1
2N7002

1
G

16 CHARGE_OFF

S
S
S
G

U15
SI4425DY
5
6
7
8

AD+

R30
DUMMY-R3

BC5
SCD01U50V3KX

1
DUMMY-SSM34

1645_LX1

1
G

BAT_IN#

D12

DCBATOUT
D

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

CHARGER&MicroP
Size
Document Number
Custom
Date: Thursday, April 15, 2004

Rev

SC

MOLOKAI
Sheet

35

of

39

LAN Power
3D3V_LAN_S5AC
DCBATOUT

3D3V_S5

U38
1

VCC

5
3 2

GND

NC7SZ32-U

D
Q26
2N7002

LAN_PWR_EN 1
G
2

PM_SLP_S4#
28,31,37 AD_IN

8
7
6
5

3
1
R175
1KR2

3D3V_S5

SI4800DY

D
D
D
D

C203
SCD1U10V2MX-1

1
R174
330KR2

BC124
SCD1U50V3KX

R177
330KR2

U37
S
S
S
G

1
2
3
4

Q25
TP0610T

R176
10KR2

Run Power

Suspend Power

2
2

1
1

8
7
6
5

SI4800DY
3 2

1
3

17,28,31,34,35 PM_SLP_S4#

U16
S
S
S
G

D
D
D
D

8
7
6
5

SI4800DY

D
Q11
2N7002

1
G
2

D
D
D
D

R54
330KR2

C49
SCD1U10V2MX-1

1
D14
RLZ12B

3 2

R56
330KR2

3D3V_S5
1
2
3
4

C48
SCD1U50V3ZY

D
Q15
2N7002

1
G

U11
S
S
S
G

R53
1KR2

1
2
3
4
C31
SCD1U10V2MX-1

R349
1KR2

17,24,30,33,34 PM_SLP_S3#
1

D17
RLZ12B

R69
330KR2

3D3V_S5

8
7
6
5
01/29/04

R55
10KR2

3D3V_S0

D
D
D
D

3D3V_S3

C69

U88
S
S
S
G
SI4800DY

Q12
TP0610T

1
SCD1U50V3KX

R350
330KR2

DCBATOUT

SI4800DY

8
7
6
5

R348
10KR2

D
D
D
D

1
2

Q18
TP0610T

C70
SCD1U10V2MX-1

DCBATOUT

U23
S
S
S
G

C723
SCD1U10V2MX-1

1
2
3
4

5V_S5
1
2
3
4

5V_S5
1

5V_S0

5V_S3

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

PWR Plane SW / VCC_IO_S0


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

36

of

39

5V_AUX

TV BD Conn

D6

Battery Conn

2
3

BAT_IN#

BAT1
1
BAV99-2
D7
2

RJ45_6

23 RJ45_3

RJ45_3

27
MH2
29

1
CRMA
LUMA

CRMA 15
LUMA 15

BAV99-2

28

RJ45_2

RJ45_2 23

35 BT+SENSE

30

RJ45_1

RJ45_1 23

1
2

1
2

C24

C25

SYN-CON7-7
20.80203.A07

R19
0R2-0

C21

BT_SCL_5

C23

SC47P50V2JN

23 RJ45_6

BAV99-2
D8
2

4
6
8
10
12
14
16
18
20
22
24
26

SC47P50V2JN

23 LAN_LINK10
23 LAN_LINK100
23 LAN_TX/RX

MH1
3
5
7
9
11
13
15
17
19
21
23
25

DUMMY-C2

LAN_LINK10

2
3
4
5
6
7
9

2 100R2
2 100R2
2100R2

1
1

C20

R21
R20
R22

28,35 BT_SCL_5
28,35 BT_SDA_5
28,35 BAT_IN#

SC1000P100V3KX

C485
SCD1U16V

BT_SDA_5
CN7

C22
SCD1U50V3ZY

3D3V_LAN_S5AC

C15
SCD1U50V3ZY

C16
SCD1U50V3ZY

BT+

SC1000P50V

AD+_CONN

8
1

SPD-CONN30D-4
20.F0578.030

Adaptor In Circuit

5V_AUX

2
U71F

13

10KR2

AD_IN_C 35

14
10

12

D
Q14

1
G
2

14

1
2

100KR2

9
8

TSAHCT14
R583

U44C
TSAHCT32

2N7002

R319

R584
10KR2

Q6
DTA124EUA-U1

5V_AUX

2
K 22

8
7
6
5

R299
47KR2

R320
100KR2

2
1

K 22
D
Q10
2N7002

1
G

P-MOS
FET

D
D
D
D

SI4435DY

C14
SC1U50V5ZY

R298
100KR2

AD_OFF

S
S
S
G

C41
SCD1U50V3ZY

C43
SCD1U50V3ZY
2

28 AD_OFF

1
2
3
4

R57
100KR2

LDO_VCC

U13

AD_IN 28,31,36
5V_AUX

AD+_CONN

AD+

HZM24NBZ
2

D11

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

Battery Conn/TV BD Conn/Adaptor In Circuit


Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

37

of

39

BATRERY LOW3 DETECTOR


DCBATOUT

5V_AUX

12V

5V_AUX

1
2
3

DUMMY-357KR3F-1

VCC

BL3 30,33

OUT
VDD
VSS

NC
NC

R285
4

10KR2

U12
DUMMY-S-80840CNMC

R317

BC28
DUMMY-SCD1U50V3ZY

NC
A
GND

DUMMY-NC7SZ14-U

S-80840_VDD

U3
1
2
3

BL3#

1
2

R318
DUMMY-649KR2F

R316
DUMMY-10KR2

Set

S-80840 VDD Min 4.04V

At Dothan CPU application, POWER is 1.5V or 1.8V.

3D3V_S5 --> 1D5V_S5

3D3V_S0

1D5V_S5

SC10U6D3V5MX

1D25V_S0

BC16

1
2
3

R18
110R3F

BC33

APL1085

1D35V_S0

I max = 3 A

SC10U6D3V5YZ
R17
22R3F

C450
1
2

BC107
SC1U10V3ZY

BC110
SC1U10V3ZY

2D5V_S3

5
4

ADJ
VOUT
VIN

1
2

1
2

1
2

1
2

SET
OUT

R162
60K4R3F

SHDN#
GND
IN

R193
12K4R3D

1
2
3

BC131
SC1U10V3ZY

OUT

1D5V_S0
U5

BC129
SC20P50V2JN-U

SET

U78
G913C-U

BC232
SC1U10V3ZY

SHDN#
GND
IN

3D3V_S5

R138
49K9R3F

1
2
3

I max = 150 mA
R137
22KR3F

I max = 150 mA

U33
G913C-U

BC109
SC20P50V2JN-U

3D3V_S0

1D5V_S0

3D3V_S0

1D8V_VCCA_S0

3D3V_S0 --> 1D8V_VCCA_S0


(For CPU VCCA)

SC1U10V3ZY

Vo=1.25*((R626+R629)/R626) = 1.5V

VCC_IO_S0(1.05V)

2D5V_S3

VCC_IO_S0

1D35V_S0

5V_S0

CLOSE TO U72
PIN3

(1.05V)
1
2

G1211_IN+

1
2

1
1

1
2
3

IN+
VSS
IN-

OUT

G1211_IN-

1
2

R140
1K5R2

VDD

R141
1KR2F

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title

BATTERY/LDO/Adaptor In

2
1
2

2
1

2
1

2
1
2

2
1

Q54
2N7002

MAX1999_SKIP 1
G

BC112
SC100P50V2JN

BC111
SC20P50V2JN-U

R139
DUMMY-R2

VIO_S0

APL533_VREF

33 MAX1999_SKIP

TC20
ST100U4VBM

R589
1KR2F

BC215
SCD1U16V

APL5331KAC-TR

2
9

R144
2K26R2F

APL533_VREF

R145
DUMMY-R2

GND
GND

1
3
6

U34
G1211X-U1

Q44
SUD50N03-11

BC113
SCD1U16V

NC
NC
NC

VIN
VREF
VCNTL

C382
SCD1U50V3ZY

TC19
ST100U4VBM

C381
SC1U10V3ZY

8
7
5

VOUT

C383
SC4D7U10V-U

R143
4K75R2F

R588
1KR2F

G20
GAP-CLOSE-PWR

C452
SCD1U16V

G21
GAP-CLOSE-PWR

U72

R142
DUMMY-R2

5V_S0

(2V)

BC121
SCD1U16V

2D5V_S3

G22
GAP-CLOSE-PWR

C377
SCD1U16V

C376
SC10U10V5ZY

MAX1999_REF 3D3V_S0
1D25V_S0

Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

38

of

39

3D3V_S0

3D3V_S5
3D3V_S5

3D3V_S5

3D3V_S5

5V_AUX

VCC
D

GND

10

13

14

14

14

5
11

U56D

12

TSAHCT14

TSAHCT14

TSAHCT14

TSAHCT14

U56C

3
7

CL

6
TSLCX08-U

CLK

U56F

6
5

U56E

14

U73A
TSAHCT74
14
2

4
5

PR

14

U46B

FOR EMI

2
1

2
1

2
1

2
1

2
1

2
1

2
1

2
1

2
1

2
1

1
2

1
2

1
2

1
2

1
2

1
2

1
2

H6

34.42P15.001
TOP SIDE

HOLE

H14

H13

H19

H2

HOLE

H9

HOLE

1
2

H1

H3

HOLE

H10

2
1

HOLE

H20

H15

HOLE

H16

HOLE

H11

HOLE

H5

HOLE

H8

HOLE

H12

HOLE

HOLE

H7

HOLE

HOLE

C490
SCD1U50V3ZY

HOLE

C28
SCD1U50V3ZY

AD+

C37
SCD1U50V3ZY

HOLE

C489
SCD1U50V3ZY

1 DUMMY-SCD1U16V

C115
SCD1U50V3ZY

DUMMY-SCD1U16V
1
3D3V_S0

C190
SCD1U50V3ZY

C93
2

C392
SCD1U50V3ZY

VCC_CORE_S0

C171
SCD1U50V3ZY

1 DUMMY-SCD1U16V

C38
SCD1U50V3ZY

VCC_IO_S0

1 DUMMY-SCD1U16V

C45
SCD1U50V3ZY

DUMMY-SCD1U16V
1

C366 DUMMY-SCD1U16V
3D3V_S0
2
1

SB: New add


left to
power button
HOLE

1 DUMMY-SCD1U16V
1

14

14
7

2
2
1

DCBATOUT

3D3V_S0

C168
SCD1U50V3ZY

DUMMY-SCD1U16V
1D35V_S0
1

C132
SCD1U16V

C62
2

C195
SCD1U16V

1D5V_S0

C488
SCD1U16V

C487
SCD1U16V

DUMMY-SCD1U16V

C157
2
C164
2
C183
2
C189
2

VCC_CORE_S0

DUMMY-SCD1U16V
3D3V_S0

DUMMY-SCD1U50V3KX

VCC_IO_S0
LMV822MM

C486
SCD1U16V

C187
2

VCC_CORE_S0
1D35V_S0

C199
SCD1U16V

1D5V_S0

1D35V_S0

5V_S0

C423
SCD1U16V

DUMMY-SCD1U50V3KX
2
5V_S0

C356 DUMMY-SCD1U16V
1D35V_S0
2
1
C361
SCD1U16V

DUMMY-SCD1U50V3KX

C409
2
C198
2

C279
SCD1U16V

DUMMY-SCD1U50V3KX

C326
SCD1U16V

C44
SCD1U50V3ZY

U67A

DUMMY-SCD1U16V

DCBATOUT
2D5V_S3

C68
1
C67
1

DCBATOUT

DUMMY-SCD1U50V3KX
2

C320
SCD1U16V

3D3V_S3

C50
1
C51
1
C46
1

AD+

C188
SCD1U16V

C374
SCD1U16V

DUMMY-SCD1U16V

C397
SCD1U16V

3D3V_S0

C410
SCD1U16V

C118
SCD1U16V

U71A
TSAHCT14

DUMMY-SCD1U50V3KX
2
3D3V_S0

C367
SCD1U16V

3D3V_S5
C29
1

AD+

C327
SCD1U16V

U71B
TSAHCT14

5V_AUX

3D3V_S0

DUMMY-SCD1U16V
C296
SCD1U16V

U71C
TSAHCT14

5V_AUX

14

5V_AUX

C421
2
C403
2
C393
2

FOR EMI MOAT

02/02/2004

HOLE

34.41Q08.001
BOT SIDE

K11

K12

34.41D14.001
TOP SIDE

34.41P18.001
TOP SIDE

34.41P23.001
BOT SIDE

K13

34.34S02.001
BOT SIDE

3
BEETLE4

GNDPADS GNDPADS GNDPADS GNDPADS

GNDPADS GNDPADS

K10

K9

GNDPADS

K8

GNDPADS

K7

GNDPADS

K2

GNDPADS

K1

GNDPADS

GNDPADS

K3

K6

GNDPADS

K5

H4

34.41P25.001
TOP SIDE
K4

H17

SB: Change by ME

Wistron Corporation

34.45V04.001
BOT SIDE

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.
Title

MISC
Size
A3

Document Number

Date: Thursday, April 15, 2004


A

Rev

SC

MOLOKAI
Sheet
E

39

of

39

Potrebbero piacerti anche