Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
JPE 5-3-8
Dept. of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Korea
ABSTRACT
A new three phase three-level Pulse Width Modulation (PWM) Switched Voltage Source (SVS) inverter with zero
neutral point potential is proposed. It consists of three single-phase inverter modules. Each module is composed of a
switched voltage source and inverter switches. The major advantage is that the peak value of the phase output voltage is
twice as high as that of a conventional neutral-point-clamped (NPC) PWM inverter. Thus, the proposed inverter is suitable
for applications with low voltage sources such as batteries, fuel cells, or solar cells. Furthermore, three-level waveforms of
the proposed inverter can be achieved without the switch voltage imbalance problem. Since the average neutral point
potential of the proposed inverter is zero, a common ground between the input stage and the output stage is possible.
Therefore, it can be applied to a transformer-less Power Conditioning System (PCS). The proposed inverter is verified by a
PSpice simulation and experimental results based on a laboratory prototype.
Keywords: multi-level inverter, switched voltage source
1. Introduction
In recent years, industry has begun to demand higher
power equipment. Multi-level inverters have been
attracting increasing attention for power conversion in
high-power applications due to their lower harmonics,
higher efficiency, and lower voltage stress compared to
two-level inverters. Numerous topologies for multi-level
inverters have been introduced and widely studied[1-5]. The
most important of these topologies, as shown in Fig. 1, are
the diode-clamped (neutral-point-clamped) inverter[6], the
capacitor-clamped (flying capacitor) inverter[7], and the
Manuscript received March 2, 2005; revised May 26, 2005.
Corresponding Author: gwmoon@ee.kaist.ac.kr, KAIST.
Tel: +82-42-869-3475, Fax: +82-42-861-3475
*
Dept. of Electrical Engineering and Computer Science, KAIST.
M1
M5
M9
C1
M2
Vdc/2
M6
M10
U
V dc
M3
M7
M11
M4
M8
M12
M5
M9
C2
Vdc /2
(a)
M1
C1
Vdc/2
M2
M6
M10
U
V dc
Vdc /2
Vdc/2
Vdc /2
M3
M7
M11
M4
M8
M12
C2
Vdc /2
(b)
M1
Vdc1
M2
N
M3
M4
M5
M6
Vdc2
M7
Vdc3
Vdc5
Vdc4
Vdc6
M8
(c)
Fig. 1
225
2. Operational principles
2.1 Circuit operation
The circuit configuration of the three-level PWM SVS
inverter consists of three single-phase inverter modules as
shown in Fig. 2. Each module can be independently
operated with a single input source. The basic operational
modes of the SVS inverter are shown in Fig. 3 and Fig. 4.
Since the flying capacitor C1 is charged to input voltage
Vdc when the switch M1 turns on, voltage across C1 can be
assumed to be a constant voltage source Vdc, and snubber
inductor L1 can be ignored. As can be seen in Fig. 3, the
voltage of node A can be changed to input voltage Vdc and
0V by switch M1 and M3, respectively. The difference
226
M1
Load
C1
Vdc
M3
M4
L1
d1
M5
IV
M6
Load
C2
M7
M8
L2
d2
M9
Load
C3
M12
L3
d3
Fig. 2
Node A : Vdc
M1
Vdc
Node A : 0V
M3
M1
M2
Vc1
C1
d1
IW
M10
M11
U V
dc
M4
Vc1
C1
M3
L1
d1
switched
voltage source
stage
main
inverter
stage
M2
M4
L1
switched
voltage source
stage
(a)
Fig. 3
IU
M2
main
inverter
stage
(b)
vxN
M1
Vdc
C1
M3
d1
+M2
Vdc
-M4
L1
M1
U
L
o
a
d
+
Vdc
-
Vdc
M3
d1
Vdc
C1
M3
d1
M
+ 2
Vdc
-M4
L1
G
(c) VUG = -V dc
Fig. 4
L
o
a
d
L1
+
0V
-
(b) VUG = 0V
M1
U
L
o
a
d
+
-V dc
-
Vdc
C1
M3
d1
M
+ 2
Vdc
- M4
L1
L
o
a
d
+
0V
-
(d) VUG = 0V
(1)
where, x = U, V, W.
C1
+M2
Vdc
- M4
Vdc
= 0
Vdc
227
LO
LO
IO
Mb
Vdc
CO
+
VO
-
(a)
Fig. 5
M1
Vdc
C1
M3
IL1
(a)
Fig. 6
d1 L1
+
Vc1
-
M1
Vdc
C1
M3
IL1
(b)
+
Vc1
-
Fig. 7
Fig. 8
IO
Mb
CO
+
VO
-
RO
Buck converter
(a) powering mode (b) freewheeling mode
L=0.0005
L=0.001
L=0.002
L=0.003
0.5
0.4
0.3
0.2
0.1
0
Vdc
(b)
1
0.9
0.8
0.7
0.6
d1 L1
RO
Vo
=
Vdc
where
2
1+ 1+
8 L
D2
(2)
L = ( Lo / Ro Ts ) = Lo I o /(Vo Ts )
228
M1
Vdc/2
Vtri,1
C1
Vref,U
Vdc
Vtri,2
M3
M9
V
M10
M7
M4
Vdc/2
M6
N
C2
Vcp
Motor
M5
M2
Vrpp
M8
M11
+
Vm
-
Cm
Vgs1
M12
(a)
Motor
M1
Vdc
M2
C1
M1
M3
M1
M3
M3
C1
d1
C1
d2
M2
M4
M2
M4
M4
d3
(b)
L1 = Ro Ts
=
D2
8
2
2
1 1
Vc1
(1 ma ) 2
Ts
I L1
8
where
2
2
1 1
(3)
(4)
Fig. 10 Motor drive systems (a) NPC inverter (b) SVS inverter
Stator
Uphase
Wire
Stator
Rotor
Shaft
Insulato
r
(a)
4. Applications consideration
The SVS inverter has three important advantages
compared to the NPC inverter. First, the output phase
voltage is twice as high as that of the NPC inverter. This
means that the SVS can generate twice the output power.
Second, the DC offset voltage of the output is zero. This
makes the power system more reliable and safer. This is
very important especially for high power applications.
Finally, the SVS inverter has no voltage imbalance
problem. It can make the control algorithm simple to drive
motor. These advantages for some applications are
considered in the following section.
4.1 Motor drive system
Conventional two-level PWM inverters and multilevel
(b)
229
SVS Inverter
400V
200V
VUG
400V
200V
Problems
Voltage Unbalance
SVS Inverter
Input Voltage(Vdc)
400V
400V
Phase Voltge(VUN)
VUG
400V
400V
Problems
Voltage Unbalance
M1
Vdc
M2
C1
M3
d1
M7
G
220Vac
(a)
C1
M3
M5
VOUG
M4
M1
Vdc
VUG
d1
C2
d2
M2
VAG
VOAG
M4
M6
110Vac
VBG
M8
110Vac
VOBG
(b)
230
VUN
VVN
VWN
VUV
VVW
VWU
5. Experimental results
IU
IV
IU
IW
IV
IW
V UN (400V/div)
V VN (400V/div)
200V
V WN (400V/div)
V UV (1kV/div)
V VW (1kV/div)
400V
V WU (1kV/div)
IU
IV
IW
(5A/div)
6. Conclusions
A new three phase three-level SVS inverter with zero
neutral point potential is proposed. Its phase voltage and
line to line voltage are twice as high as those of the
conventional neutral-point-clamped PWM inverter and a
three-level waveform can be achieved without the switch
voltage imbalance problem. Therefore, it is well suited for
an inverter with low input voltage such as a fuel cell,
battery, or solar cell input. Furthermore, its average
neutral point potential is zero. Therefore, the proposed
SVS inverter can be widely applied to motor drive systems
and transformer-less grid connected power conditioning
systems.
Acknowledgment
This work was supported (in part) by the Ministry of
information & Communications, Korea, under the
Information Technology Research Center (ITRC) Support
Program.
[7]
[8]
[9]
[10]
[11]
[12]
[13]
References
[1]
[2]
[3]
[4]
[5]
[6]
[14]
231
232