Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
10. What are the different fabrication processes available to CMOS technology?
a. p-well process
b. n-well process
c. Twin-tub process
d. Silicon On Insulator (SOI) / Silicon On Sapphire (SOS) process
11. What are four generations of Integration Circuits?
SSI (Small Scale Integration)
MSI (Medium Scale Integration)
LSI (Large Scale Integration)
VLSI (Very Large Scale Integration)
12.Give the advantages of IC?
Size is less
High Speed
Less Power Dissipation
13.Give the variety of Integrated Circuits?
Systems-On-Chips
Bi directional capability
2. Give the expression for pull-up to pull down ratio (Zpu/Zpd) for an nMOS
another nMOS inverter?
inverter driven by
3. Give the expression for pull-up to pull down ratio (Zpu/Zpd) for an nMOS inverter driven by
another nMOS inverter through number of pass transistor?
Green n-diffusion
Red polysilicon
Blue metal
Yellow implant
Black contact area
17) Draw the CMOS Logic gate for the function F=AB+C (A+B)
VDD
Vout
B
A
A
GND
V in
V out
S
It consists of an n channel transistor and a p channel transistor with separate gate
connection and common source and drain connection .The control signal is applied to
the gate of n device and its complement is applied to the gate of p device.
22) Define a super buffer?
A super buffer is a symmetric inverting or non inverting gate that
can supply or remove large currents and switch large capacitive loads faster than a
standard inverter. Basically a super buffer consists of a totem pole or push pull output
driven by an inverting or non inverting input that supplies the signal and its
complement to the totem pole. The super buffer speeds switching both ways and by
proper choice of geometry can be made almost independent of the inverter ratio.
UNIT III
1) What is meant by constant field scaling?
Constant field scaling maintains a constant electric field however its
dimensions are reduced by scaling.Here both the supply voltage and the device
dimensions are scaled by k, such that the electric field remains unchanged. This result in
scaling of drain current or current drive. At the same time gate capacitance is also scaled
due to reduced device size. This method of scaling provides a good framework for cmos
scaling without any degradation in its reliability.
i.e., tox=tox/k L=L/k W=W/k NA=NA.k VDD=VDD/k
2) What is meant by constant voltage scale?
Constant voltage scaling maintains a constant power supply voltage even though
its dimensions are reduced due to scaling. It is the most preferred method of scaling
because it provides much voltage compatibility as compared with older circuit
technologies .This method has the disadvantage that the electric field is increased as the
minimum featured length is reduced .This leads to velocity saturation, mobility
degradation, increased leakage currents and lower break down voltages.
i.e., tox=tox/k L=L/k W=W/k NA=NA/k VDD=VDD
3) What is meant by rise time?
Rise time t r is the time for the waveform to rise from 10% to 90% of its steady
state value. The rise time of a cmos inverter is primarily a function of the load
capacitances and the beta of the PMOS transistor p.
tr =4CL/ p. VDD , where CL= load capacitances
4) What is meant by fall time?
Fall time is the time taken for the waveform to fall from 90% to 10% of its steady
state value. The fall time is primarily a function of the betas of the NMOS transistor n.
tp =4CL/ n. VDD
5) What is propagation delay?
Propagation delay is the measure of the delay from the time that the input signal
reaches a 50% level to the time for the output to reach a 50% level. The propagation
delay for a cmos circuit can be calculated by
tdelay= (tr+ tp)/4
cb
cs
Vb
t rf
(V DD 2Vt ) 3
12
p
p
L
UNIT IV
1.Write the verilog code for shift register.
Verilog code for an 8-bit shift-left register with a positive-edge clock, serial in,
and serial out.
module shift (C, SI, SO);
input C,SI;
output SO;
reg [7:0] tmp;
always @(posedge C)
begin
tmp = tmp << 1;
tmp[0] = SI;
end
assign SO = tmp[7];
endmodule
2. Write the verilog code for 3-bit 1-of-9 Priority Encoder.
Verilog code for a 3-bit 1-of-9 Priority Encoder.
module priority (sel, code);
input [7:0] sel;
output [2:0] code;
reg [2:0] code;
always @(sel)
begin
if (sel[0]) code <= 3'b000;
else if (sel[1]) code <= 3'b001;
else if (sel[2]) code <= 3'b010;
else if (sel[3]) code <= 3'b011;
else if (sel[4]) code <= 3'b100;
else if (sel[5]) code <= 3'b101;
else if (sel[6]) code <= 3'b110;
else if (sel[7]) code <= 3'b111;
else
code <= 3'bxxx;
end
endmodule
4. Write the verilog code for the flip-flop with a positive-edge clock.
module flop (C, D, Q);
input C, D;
output Q;
reg Q;
always @(posedge C)
begin
Q = D;
end
endmodule
5. Write the verilog code for a 4-to-1 1-bit MUX using a Case statement.
module mux (a, b, c, d, s, o);
input a,b,c,d;
input [1:0] s;
output o;
reg o;
always @(a or b or c or d or s)
begin
case (s)
2'b00 : o = a;
2'b01 : o = b;
2'b10 : o = c;
default : o = d;
endcase
end
endmodule
6. Write the verilog code for a logical shifter.
module lshift (DI, SEL, SO);
input [7:0] DI;
input [1:0] SEL;
output [7:0] SO;
reg [7:0] SO;
always @(DI or SEL)
begin
case (SEL)
2'b00 : SO <= DI;
2'b01 : SO <= DI << 1;
2'b10 : SO <= DI << 2;
default : SO <= DI << 3;
endcase
end
endmodule
7. Write the verilog code for for a 1-of-8 decoder.
module mux (sel, res);
input [2:0] sel;
output [7:0] res;
reg [7:0] res;
always @(sel or res)
begin
case (sel)
3'b000 : res = 8'b00000001;
3'b001 : res = 8'b00000010;
3'b010 : res = 8'b00000100;
3'b011 : res = 8'b00001000;
3'b100 : res = 8'b00010000;
3'b101 : res = 8'b00100000;
3'b110 : res = 8'b01000000;
default : res = 8'b10000000;
endcase
end
endmodule
8. Write the verilog code for 4-bit unsigned up counter with asynchronous clear.
module counter (C, CLR, Q);
input C, CLR;
output [3:0] Q;
reg [3:0] tmp;
always @(posedge C or posedge CLR)
begin
if (CLR)
tmp = 4'b0000;
else
tmp = tmp + 1'b1;
end
assign Q = tmp;
endmodule
9. Write the verilog code for a 4-bit unsigned down counter with synchronous set.
module counter (C, S, Q);
input C, S;
output [3:0] Q;
reg [3:0] tmp;
always @(posedge C)
begin
if (S)
tmp = 4'b1111;
else
tmp = tmp - 1'b1;
end
assign Q = tmp;
endmodule
10. Write the verilog code for a 4-bit unsigned up counter with asynchronous clear and
clock enable.
IO Pins Description
C
Positive-Edge Clock
CLR
CE
Clock Enable
Q[3:0]
Data Output
Selector
res
Data Output
UNIT V
1. Write the acronym for verilog?
Verilog HDL is a hardware description language that can be used to model a
digital system at many levels of abstraction ranging from the algorithmic level to the gate
level to the switch level.
12. What are the various modeling used in verilog?
There are four types of modeling and they are
Circuit level modeling
Gate level modeling
Dataflow modeling
Behavioral level modeling
13. What is the structural gate-level modeling?
Designing the logic circuit in terms of basic gates. All the basic gates are available
as modules called primitives. Each primitive is defined in terms of inputs and outputs is
called structural gate level modeling.
14. What is switch-level modeling?
Designing leaf-level module such as MOS transistor, CMOS transistor is called
switch level modeling. Switch level modeling forms the basic level of modeling digital
circuits.
15. What are identifiers?
Identifiers are names given to objects so that they can be referenced in the design.
An identifier in verilog HDL is any sequence of letters, digits, $ character and the
underscore with the restriction that first character must be a letter or an underscore.
Identifiers are case-sensitive.
E.g., abar
ABAR
_x2
16. What are the value sets in verilog?
Verilog has a predefined-value system or value set that supports four values to
model the functionality. They are
Value level
Condition in hardware circuit
0
Logic zero, false condition
1
x
z
Operator
symbol
*
Operation performed
Divide
Add
Subtract
Modulus
**
Power
(exponent)
Multiply
Operation performed
Bitwise negation
Bitwise AND
Bitwise OR
Bitwise XOR
Bitwise XNOR
nand=>gate type
g1=>instance name
o=>output terminal
a, b=>input terminals
10. Write the expression for carry look ahead adder?
Sum= A xor B xor Cin
Carry= (A and B) or (A and Cin) or (B and Cin)
11. Give the two blocks in behavioral modeling.
1. An initial block executes once in the simulation and is used to set up
Initial conditions and step-by-step data flow
2. An always block executes in a loop and repeats during the simulation.
12. What are the types of conditional statements?
1. No else statement
Syntax: if ([expression]) true statement;
2. One else statement
Syntax: if ([expression]) true statement;
Else false-statement;
3. Nested if-else-if
Syntax : if ( [expression1] ) true statement 1;
else if ( [expression2] ) true-statement 2;
else if ( [expression3] ) true-statement 3;
else default-statement;
The [expression] is evaluated. If it is true (1 or a non-zero value) true-statement is
executed. If it is false (zero) or ambiguous (x), the false-statement is executed.
13. Name the types of ports in Verilog
Types of port
Keyword
Input port
input
Output port
output
Bidirectional port
inout
TASK
1. A task can enable other task and
function.
simulation time.
simulation time.
3. Functions must not contain any delay, 3. Task may contain any delay, event or
event or timing control statements.
one input.
out.
arguments.
BEHAVIORAL MODELING
1. The behavioral model is written as a set
statements.
abstraction.
behavioral modeling.
4. The statements are evaluated
concurrently.
sequentially.
1.Linearregion
Itisalsocalledweakinversionregionwherethedraincurrentisdependent
onthegateandthedrainvoltagew.r.tothesubstrate.
2.Saturationregion
Channelisstronglyinvertedandthedraincurrentflowisideallyindependent
ofthedrainsourcevoltage(stronginversionregion).
4 .what is meant by transconductance give its equation
Tranconductance is defined as the ratio of output current to input
voltage
5. Explain any four second order effects in MOS in detail.
a. Thresholdvoltagebodyeffect
b. Subthresholdregion
c. Channel length modulation
d. Fowler- Nordheim tunneling
6. Draw the small signal model for MOS and explain its parameters.
Small signal model of the MOS consists of transconductance , output
resistance and the input resistance
7. Draw the circuit of a nMOS inverter.
8. Derive the expression for pull-up to pull-down ratio (Zpu/ Zpd) for an nMOS
inverter driven by another nMOS inverter.
Vinv= VT- VTH
9. Derive the expression for pull-up to pull-down ratio (Zpu/ Zpd) for an nMOS
inverter driven by another nMOS inverter through number of pass inverter.
Z p.u .2
Z p.u .1
Z p.u .1
Z p.d .1
(V DD Vt )
(V DD Vtp Vt )
function.
simulation time.
simulation time.
3. Functions must not contain any delay, 3. Task may contain any delay, event or
event or timing control statements.
one input.
out.
arguments.
26. Derive the CMOS inverter DC characteristics and obtain the relationship for
output voltage at different region in the transfer characteristics.
27. Explain the various second order effects affeecting the operation of a MOSFET.
a. Thresholdvoltagebodyeffect
b. Subthresholdregion
c. Channel length modulation
d. Fowler- Nordheim tunneling
e. Drain punch through effect
f. Impactionization
28. With appropriate illustrations explain P-well CMOS process.
In the P-well CMOS process P-well is formed
29. With appropriate illustrations explain N-well CMOS process
In the N-well CMOS process n-well is formed
30. With appropriate illustrations explain twin tub CMOS process
In the Twin-tub CMOS process P&N-well is formed
31. With neat diagrams explain SOI process.
No well formation in the SOI process.
32. Explain the operation of PMOS Enhancement transistor.
PMOS Enhancement transistor voltage appled to gate and drain are
negative.
Z p.u .1
Z p.d .1
(V DD Vt )
(V DD Vtp Vt )