Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
Chapter6:
Interconnect Analysis
Interconnect Analysis
The Wire
interconnect 2
interconnect 1
transmitters
Schematics
2
receivers
Physical
CMOS Digital Integrated Circuits
Interconnect Analysis
Wire Models
All-inclusive model
3
Capacitance-only
CMOS Digital Integrated Circuits
Interconnect Analysis
Impact of Interconnect Parasitics
Interconnect parasitics
Reduce reliability
Affect performance and power consumption
Classes of parasitics
Capacitive
Resistive
Inductive
Interconnect Analysis
Capacitance (1/8)
Capacitance of Wire Interconnect
VDD
VDD
M2
Vin
Cg4
Cdb,p
C gd,pn
M4
Vout
Cdb,n
C int
M1
Vout2
Cg3
M3
Interconnect
Fanout
Vin
Simplified
Model
Vout
Cload
Interconnect Analysis
Capacitance (2/8)
The Parallel Plate Capacitance
Current flow
l
Electrical-field lines
t
h
Dielectric
Substrate
C pp
6
di
h
wl
CMOS Digital Integrated Circuits
Interconnect Analysis
Capacitance (3/8)
Permittivity
Interconnect Analysis
Capacitance (4/8)
Fringing Capacitance
Fringing-field capacitance
w t /2
c wire c pp c fringe
2h
2h
2h
ln
1
t t
for w
t
2
1 0.0543t /2h
w
1.47
c wire c pp c fringe
h
2h
2h 2h
ln
1
t t
for w
t
2
Interconnect Analysis
Capacitance (5/8)
Fringing versus Parallel Plate
(from [Bakoglu89])
9
Interconnect Analysis
Capacitance (6/8)
Interwire Capacitance
fringing
10
parallel
Interconnect Analysis
Capacitance (7/8)
Impact of Interwire Capacitance
(from [Bakoglu89])
11
Interconnect Analysis
Capacitance (8/8)
Wire Capacitances (0.25m CMOS)
12
Interconnect Analysis
Impact of Interconnect Capacitance
Influence of Interconnect Capacitance
The wire delay is proportional to the capacitance charged.
More capacitance means more dynamic power.
Coupling capacitance
Is an increasing source of noise.
Makes delay estimation hard.
Use low k dielectric which reduces permittivity and hence the capacitance.
Increase the spacing between the wires (Not always possible).
Separate the two signals with a power or ground line (acting as shield).
Use minimum wire width wherever possible. (Increase resistance!)
13
Interconnect Analysis
Resistance (1/3)
Wire Resistance
R=
l
t w
Sheet Resistance
Ro
14
Interconnect Analysis
Resistance (2/3)
Interconnect Resistance
15
Interconnect Analysis
Resistance (3/3)
Sheet resistance
16
Interconnect Analysis
Impact of Interconnect Resistance
Influence of Interconnect Resistance
The wire delay is proportional to the wire resistance.
IR Drop Along the Wire
Proportional to the resistance The noise margin is reduced.
A significant problem in the power lines where current density is
high.
Contact resistance makes them vulnerable to electromigration.
17
Interconnect Analysis
Dealing with Resistance
Selective technology scaling
Scale w while holding t constant
silicide
polysilicon
SiO2
n+
n+
Interconnect Analysis
Analysis of Simple RC Circuit (1/2)
i(t)
R i (t ) v(t ) vT (t )
d (Cv(t ))
dv(t )
i (t )
C
dt
dt
dv(t )
RC
v(t ) vT (t )
dt
vT(t)
v(t)
state
variable
Input
waveform
This slide is courtesy of Professor He.
22
Interconnect Analysis
Analysis of Simple RC Circuit (2/2)
zero-input response: RC dv(t ) v (t ) 0
(natural response)
dt
1 dv(t)
1
t
v N (t) Ke RC
v(t) dt
RC
step-input response: RC
dv(t )
v(t ) v0u (t )
dt
vF (t ) v0u (t ) v(t ) Ke
match initial state: v(0) 0
output response
for step-input:
RC
v0u (t )
K v0u(t ) 0
v (t ) v0 (1 e
v0
RC
)u (t )
v0u(t)
v0(1-eRC/T)u(t)
23
Interconnect Analysis
Step-response of RC wire
L
Vin
L/10
L/4
Vout
L/2
2.5
L/10
2
L/4
1.5
L/2
0.5
0
0
0.5
1.5
2.5
3.5
4.5
time (nsec)
25
Ideal Wire
Interconnect Analysis
Wire Delay Models (1/3)
Same voltage is present at every segment of the wire at every point in time
- at equal potential
Only holds for very short wires, i.e., interconnects between very nearest
neighbor gates
Lumped RC Model
Total wire resistance is lumped into a single R and total capacitance into a
single C
Good for short wires; pessimistic and inaccurate for long wires
R
Vout
Vin
C
Vout(t) = VDD(1-exp(-t/RC))
V50%(t) = VDD(1-exp(-PLH/RC))
PLH 0.69RC
26
Interconnect Analysis
Wire Delay Models (2/3)
This simplest model provides a very rough approximation of the
actual transient behavior of the interconnect line.
T-Model
The above simple lumped RC model can be significantly
improved by the T-model as
R/2
R/2
Vin
Vout
C
27
Interconnect Analysis
Wire Delay Models (3/3)
Distributed RC Model
The transient behavior of an interconnect line can be more
accurately represented using the RC ladder network. The
transient behavior of this model approaches that of a
distributed RC line for very large N
R/N
R/N
R/N
R/N
Vout
Vin
C/N
C/N
C/N
C/N
VOUT
1.0
0.5
DISTRIBUTED
LUMPED
1.0RC
2.0RC
time
Interconnect Analysis
Computation of Elmore Delay (1/5)
Consider a general RC tree network
No resistor loop
All of the capacitances are connected between a node and ground
One input node
Interconnect Analysis
Computation of Elmore Delay (2/5)
Elmore analyzed the distributed model of the general RC tree
network and came up with the figures for delay
D C j Rij
i
j 1
40
Interconnect Analysis
Computation of Elmore Delay (3/5)
RC Chain
R1
Vin
1
C1
R2
C2
Ri-1
i-1
Ci-1
RN
Ri
i
Ci
N
CN
VN
41
DN = Cj RNj
Interconnect Analysis
Computation of Elmore Delay (4/5)
D1=C1R1 D2=C1R1 + C2(R1+R2)
R1
Vin
1
C1
R2
C2
Ri-1
Ci-1
i-1
RN
Ri
Ci
CN
VN
Di=C1R1+ C2(R1+R2)++Ci(R1+R2++Ri)
N
42
DN = Cj RNj = Cj Ri
Interconnect Analysis
Computation of Elmore Delay (5/5)
Assume: Wire modeled by N equal-length segments
R/N
R/N
R/N
R/N
Vout
Vin
C/N
DN
j 1 N
C/N
C/N
C/N
R
R
N 1
2
R
NR
RC
2
N
N
2
N
k 1
j
DN = RC/2
where R and C are the total lumped resistance and capacitance of the
wire
43
Interconnect Analysis
Comments on Elmore Delay Model
Advantages
Simple closed-form expression
Useful for interconnect optimization
Upper bound of 50% delay [Gupta et al., DAC95, TCAD97]
Actual delay asymptotically approaches Elmore delay as input
signal rise time increases
High fidelity [Boese et al., ICCD93],[Cong-He, TODAES96]
Good solutions under Elmore delay are good solutions under
actual (SPICE) delay
Disadvantages
Low accuracy, especially poor for slope computation
Inherently cannot handle inductance effect
Elmore delay is first moment of impulse response
Need higher order moments
44
Supper Buffer
Supper Buffer
Cload
1
Cg
Cd
Cg
2
Cd
2Cg
2Cd
NCg
NCd
Cload
1
Cg
Cd
Cd
Cg
2
2Cd
2Cg
NCg
NCd
Cload
1
total
0
C
C
d
g
ln C load
N 1 C g
ln
ln
C g C d C g
total
0
ln
Cd C g
To minimize total:
total ln C load C d C g 1 C g 0
0
2
C g ln C d C g ln C d C g
opt ln opt 1
5
Cd
Cg
CMOS Digital Integrated Circuits
N 1
lnC load / C g
ln opt
N lnC load / C g / ln opt 1
V1
Cload,1
V2
Cload,2
V3
Cload,3
CMOS Digital Integrated Circuits
V2
V1
V3
V2
V1
V3
V50%
VOL
t
PHL2 PLH3 PHL1 PLH2 PHL3 PLH1