Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
I. INTRODUCTION
Manuscript received February 17, 2015; revised May 22, 2015 and July 7,
2015; accepted July 21, 2015.
Copyright (c) 2015 IEEE. Personal use of this material is permitted.
However, permission to use this material for any other purposes must be
obtained from the IEEE by sending a request to pubs-permissions@ieee.org.
This work was supported by the national natural science foundation of
China (51307085), natural science foundation of Jiangsu province
(BK2012400), China Postdoctoral Science Foundation (2012M521087),
Postdoctoral Science Foundation of Jiangsu province (1202068C), Science
and Technology Support Program of Jiangsu Province (BE2013125), Jiangsu
province joint innovation fund of industry, education, and researchProspective joint research project (BY2013004-03, BY2013004-01,
BY2013004-04).
K. Yao, Q. Meng, Y. Bo, and W. Hu are with the School of Automation,
Nanjing University of Science and Technology, Nanjing 210094, China
(e-mail: yaokai@nuaa.edu.cn, zzmengsai@163.com, byming@njust.edu.cn,
hwb_njust@163.com).
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
(a)
(b)
(c)
dib dt = ( vb + 2Vo 3) L
(10(c))
ia reaches zero first, the duty cycle corresponding to this
falling period is
iap1 1
3va
DR1 =
=
Dy
(11)
dia dt Ts Vo 3va
When ia reaches zero, ib and ic is
V ( v + 2va ) Dy Ts
di
ibp 2 = ibp1 + b DR1Ts = o b
dt
Vo 3va
L
vb = Vm sin ( t 2 3 )
vc = Vm sin ( t + 2 3 )
(10(b))
dic dt = ( vc Vo 3) L
(1)
(2)
(3)
where Vm and are the amplitude and angular frequency of
the input voltage.
It is obvious that
va + vb + vc = 0
(4)
ia + ib + ic = 0
(5)
Three phase input voltage waveform is shown in Fig. 2. A
line cycle of 2 is divided into 12 intervals. In each interval
of /6, the voltage direction and relative size of the three
phase input voltage is same. Fig. 3 gives out the inductor
current waveform in a switching cycle.
(1) Switching mode 1
When Qb turns on, D1D5D4 conducts. Fig. 4(a) shows the
equivalent circuit, from which it can be seen that
va L dia dt = vb L dib dt = vc L dic dt
(6)
From (4) to (6), the rising rate of the inductor current can
be got as follows
dia dt = va L dib dt = vb L dic dt = vc L
(7)
icp 2 = ibp 2 =
Vo ( vb + 2va ) Dy Ts
Vo 3va
(12(a))
(12(b))
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
2
sin 2t M sin (t + 3)
= I0
3M 3sin t ( M cos t )
ib _ ave =
ic _ ave
(16(b))
1
= Dy icp1 + DR1 ( icp1 + icp 2 ) + DR 2 icp 2
2
1
M cos (t + 6 ) sin 2t
2
= I0
3M 3sin t ( M cos t )
3Vm
switching frequency.
For other intervals, the operation principle is similar to that
of [0, /6]. Here the average inductor current, i.e., the input
current of phase a during [0, ] is given as follows
iin _ a = ia _ ave = I 0 kn (t )
(17)
where
sin t
k1 (t )=k6 (t )=
3M -3sin t
1
2
M sin t + sin (2t )
2
3
k2 (t )=
2
3M -3sin (t + 3 ) M -sin (t + 6 )
k3 (t )=
3M +3sin (t + 3
(18(a))
(18(b))
) M -sin (t + )
6
(18(c))
k4 (t )=
k5 (t )=
(18(d))
2
0
vaiin _ a dt =
2 I 0Vm h ( M )
2 I 0Vm
n
6
( n 1)
n =1
Vm
I a _ rms
h(M )
j (M )
Vm
2
kn (t ) sin tdt
(19)
2
0
va iin _ a d t
2 2
0 in _ a
d t
2
=
n =1
n
6
( n 1)
n =1
kn (t ) sin td t
6
n
6
( n 1)
kn2 (t ) d t
(20)
j ( M ) = ( n61) kn2 (t ) d t
n =1
(18(e))
Pin _ a =
Pin _ a
2
(16(c))
, f s = 1 Ts is the
n
n 1
t n = 1, 2," 6
6
6
n =1
where I 0 = Dy2Vo ( 2 Lf s ) , M = Vo
Dy =
Po Lf s
3VoVm h ( M )
(23)
3VoVm M cos t
h(M )
Po f s
M
(24)
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
3_264V
3_176V
3_220V
0.6
2_220V
2_176V
2_264V
1.0
0.9
1_264V
1_220V
0.3
1_176V
0
vg =
3Vm cos t
3Vm cos (t 3)
3Vm cos (t 2 3)
3Vm cos (t )
3Vm cos (t + 2 3)
3Vm cos (t + 3)
3Vm cos t
( 0 t 6 )
( 6 t 2 )
( 2 t 5 6 )
( 5 6 t 7 6 )
( 7 6 t 3 2 )
( 3 2 t 11 6 )
(11 6 t 2 )
vg
Dy = D0 1
3Vm
(26)
(27)
3Vm
Fig. 8. Schematic diagram of the rectified input voltage and duty cycle
variation.
(28)
Define
f ( M , , t ) = M (1 cos t ) ( M cos t )
(29)
Taking the partial derivatives of f (M, , t) with respect
to t
f ( M , , t )
(t )
f ( M , , t )
0
(t )
( 1 M ) sin t
2
( M cos t )
(30)
)(
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
(31)
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
D0 =
Lf s Po 3VoVm
6
0
(32)
+
n =2
n
6
( n1)
6
(1 cos t ) k1 (t ) sin td t
3V V 0
n
o m
3
2
cos
3
k
t
sin
td
t
+
(
)
(
)
( n 1)
1
n=2 6
0 <
2
Po f s
1 1 M
L2 =
6
2
(1 cos t ) k1 (t ) sin td t
V
V
3
o m 3 n
n =2 6
1
< < 1
1 3 2
Po f s
1 3 2 M
1
Dy = D0 1
1
Vo
Lf s Po 3VoVm
6
0
cos t
1
k1 (t ) sin td t
M
n
6
( n 1)
n=2
+
=
vg
3Vm
L ( H)
(33)
(b)
Fig. 9. Surface and curves of the critical inductance as the function of M
and .
(34)
cos (t 3)
1
k n (t ) sin td t
M
Lf s Po 3VoVm
s (M )
vg
1
V
o
L2 =
where
3VoVm
Po f s
s(M )
(35)
cos t
s ( M ) = 6 1
k1 (t ) sin td t
0
M
n
3
cos (t 3)
+ ( n61) 1
kn (t ) sin td t
M
n=2
6
2
vx v y
vz
Fig. 11. Control circuit for the optimum utilization of switching cycles.
(a)
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
From Fig. 6 and Fig. 12(b), for the OUCSC, when the
critical inductance L2=L1=186 H, compared with Fig. 12(a),
the utilization of the switching cycle is decreased and the
discontinuous degree of the inductor current becomes higher
around the line angle of 0, but around /6, the situation is the
opposite. The utilizations are identical and less than 1 at any
angle within [0, /6]. So the utilization of the switching
cycles can be further increased.
It can be seen from Fig. 6 and Fig. 12(c) that for the
OUCSC with the corresponding critical inductance, the
utilization is the same during [0, /6] and it is 1 at 264V and
close to 1 at 176V and 220V.
B. The PF and input current harmonics
Substituting (23) and (34) into (17), the input current with
CDCC and OUCSC can be expressed respectively as
iin _ a = Po kn ( t ) 6Vm h ( M )
(38)
iin _ a = Po kn ( t ) (1 vg Vo )
( ( n 1)
where
6Vm s ( M )
(39)
6 t n 6 n = 1,2," 6 ) .
Pin _ a
Vm
2
I a _ rms
2
0
va iin _ a d t
2 2 2
iin _ a dt
2 0
Vm
cos t
06 1
k1 ( t ) sin td t
M
2
3 n6 cos (t 3)
1
sin
k
td
t
+
(
)
(
1)
n
n=2 6
cos t
2
06 k1 (t ) 1 M dt
(40)
=
s (M )
u (M )
n
3
cos (t 3)
+ ( n61) kn2 ( t ) 1
d t
M
n=2
6
4
.
4
cos ( t 3)
+
k ( t ) 1
dt
M
n=2
where
(a) CDCC
cos t
u ( M ) = 6 k12 ( t ) 1
dt
0
M
n
6
( n 1)
6
2
n
1.00
PF
0.99
0.98
CDCC
OUCSC
0.97
176
198
220
Vm / 2
242
264
a
iin _ a = 0 + an cos ( nt ) + bn sin ( nt )
(41)
2 n =1
where
(c) OUCSC (L2 =294 H)
Fig. 12. The driving signal of the switch and the waveform of the inductor
current during [0, /6].
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
b = 1 2 i sin ( nt )d t ( n = 1, 2,3)
n 0 in _ a
Substituting (38) and (39) into (41) respectively, the
harmonics of the input current with CDCC and OUCSC can
be figured out, in which the cosine part, the even and the
triple sinusoidal part are zero, i.e.,
an = 0 ( n = 0,1, 2, ) , b2 n3 n = 0 ( n = 1, 2,3 )
(43)
The normalized amplitudes of the 5th, 7th, 11th and 13th
harmonics to the base of the fundamental component are
shown in Fig. 14. It should be noted that the negative
amplitude means that the corresponding harmonic has an
initial phase of 180. It can be seen that with CDCC the input
current mainly contains the 5th harmonic with an initial phase
of 180o, while the 7th harmonic is dominated with OUCSC.
0.1
1
2
3
4, 5,6
0.0
b5/b1
b7/b1
b11/b1
b13/b1
-0.1
-0.2
-0.3
176
Curves 2, 4, 5, 8: CDCC
Curves 1, 3, 6 ,7: OUCSC
198
220
Vm / 2
7
8
242
respectively, where t1 and t1' are the time instants when pin*
crosses 1 with CDCC and OUCSC, respectively. E1* and
E2* can also be expressed as
2
V 1
V
1
Co Vo + o1 Co Vo o1
6C V V
2
2
2
2
E1* =
= o o o1
Po Tline 6
PoTline
2
(46(a))
V 1
V
1
Co Vo + o 2 Co Vo o 2
6C V V
2
2 2
2
*
E2 =
= o o o2
Po Tline 6
PoTline
(46(b))
where Vo1 and Vo2 are the output voltage ripple with
CDCC and OUCSC, respectively.
From (45) and (46), the expressions of Vo1 and Vo2 are
derived as
t1
Vo1 = 2 Po ( pin* 1 1) dt CoVo
(47(a))
0
t1
Vo 2 = 2 Po (1 pin* 2 ) dt CoVo
(47(b))
0
264
pin
pin* 2 . With 220V input, the curves of pin* 1 and pin* 2 during
[0, /3] are depicted in Fig. 15.
t1'
t2'
t1'
E2* = 2 (1 pin* 2 ) dt (Tline 6 )
(45(b))
0
V. EXPERIMENTAL VERIFICATION
In order to verify the validity of the proposed optimum
utilization control of switching cycles, a prototype has been
built and tested in the lab. The specifications and components
of the prototype are as follows:
input voltage: vin = 90 ~ 264 VAC / 50 Hz;
output voltage: Vo = 400 VDC;
output power: Po = 120 W;
switching frequency: fs = 100 kHz.
input rectifier diode: STTH12010TV2;
power switch Qb: NGTB20N120IHL-D;
Boost diode Db: DSEI2x61;
boost inductor: L1 = 170 H (CDCC), L2 = 280 H
(OUCSC)
input filter inductor: Lf= 200 H
input filter capacitor: Cf= 0.47 F
output filter capacitor: Co = 102 F
Figs. 17-18 show the experimental waveforms of the input
voltage, input current, boost inductor current and output
voltage ripple with CDCC and OUCSC at 176 VAC, 220
VAC and 264 VAC input respectively. It can be seen that with
both of the control schemes, due to DCM, the input current is
not sinusoidal and the form of distortion is different. A larger
input voltage means more severe distortion.
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
(a)176 VAC
(b) 220 VAC
(c) 264 VAC
Fig. 18. Experimental waveforms of input voltage, input current, inductor current and output voltage with OUCSC at 100% load.
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/TIE.2015.2472530, IEEE Transactions on Industrial Electronics
0278-0046 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.