Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
I.
INTRODUCTION
575
TABLE I
COMPARISON OF AN M-LEVEL INVERTER ACCORDING TO TOPOLOGIES
Single Phase Topologies
Half Bridge
Full Bridge
THDV (%)
163
156
Main power
switches per
phase
Clamping
diodes per
phase
DC bus
capacitor
Balancing
capacitor per
phase
Total material
for m=5
Control
Scheme
Applications
32,4
2(m-1)
2(m-1)
2(m-1)
(m-1).(m-2)
(m-1)
(m-1)
(m-1)/2
(m-1).(m-2)/2
24
18
10
Regular
PWM
Regular
PWM
SHE-PWM,
SPWM
SPWM, SVM
<
2kV
<
2kV
SHE-PWM,
SPWM,
SVM
Motor drive,
STATCOM
Motor drive.,
STATCOM
PV, Motor
drive,
STATCOM,
Batteries
POWERENG 2009
Fig. 2 illustrates the power circuit for three phase of an nlevel inverter with n cells in each phase. The resulting phase
voltages are synthesized by the addition of the voltages
generated by the different cells as in (4)-(6).
V out = 0V dc
V
dc
In 1, In 4
In 1, In 3
on
on
In 2, In 3
on
(1)
(2)
(3)
(4)
(5)
(6)
S sw (t ) =
a0
+ (an cos(nt ) +bn sin(nt ))
2 n =1
576
(7)
POWERENG 2009
a0 =
an =
bn =
sw
sw
sw
(t )dt
(t ) cos(nt )dt
(t ) sin(n t )dt
(8)
(9)
(10)
cn = an + jbn
(11)
360
(12)
n
where, n is number of switching signal. The additional
important point to be considered in the modulator design is
amplitude distortion. The amplitude distortion is caused by the
input DC voltage source variation and has the most significant
impact on the on-off spectral errors. For a voltage source
SPWM controlled DC-AC inverter, the amplitude distortion of
the PWM waveforms will decline the amplitude of the
fundamental component and introduce unexpected low order
harmonic contents as shown in (13) [21],[24]-[26].
VO (t ) =
2Vdc
maVdc
cos(r t )
2
k =1
(13)
Jn k .ma
2V
2
sin ( k + l ). cos(k .c t + l.r t )
+ dc
k
k =1 l =1
2
Fig. 3. The SPWM signal representation (a) triangular carrier signal and
sinusoidal modulating patterns and (b) the generated unipolar SPWM
switching signals
577
POWERENG 2009
Fig. 4. The Simulink design of cascaded multilevel inverter containing SPWM modulator and Y-wired RL load
where,
ma= amplitude of modulation ratio,
VDC= dc supply voltage,
r= sinusoidal reference frequency,
c= triangular reference frequency,
J 0 , J n = Bessel function.
The output periodic voltage waveform, V0(t), consists of three
major terms to eliminate possible harmonic contents in
generated AC output. The first term of (13) gives the amplitude
of fundamental component, which is directly proportional to
VDC and the amplitude of modulation ratio, ma, which is
defined as in (14).
ma =
V ref
V tri
(14)
578
POWERENG 2009
(a)
(b)
Fig. 7. THD analysis of inverter while fsw= 5 KHz and mi=1 (a) THD for
current is 1.34% (b) THD for phase voltage is 23.59%
(a)
(b)
Fig. 9. THD current analysis while mi=1 (a) THD for current is 0.73% at 10
KHz switching (b) THD for current is 9.80 % at 1 KHz switching
579
POWERENG 2009
V. CONCLUSIONS
In this paper, a three-phase 5-level cascaded multilevel
inverter with SPWM control has been presented, achieving
output signals with high quality and very low THD owing to
robustly designed mathematical model of modulator. The
spectral errors, such as switching fall and rise times and the
amplitude distortions of the SPWM waveforms which cause
distortions at output signals have been reduced by using
unipolar SPWM. The switching actions have been modeled in
Simulink by using interpolation processes to obtain properly
queued modulation signals. The phase shift orders of
modulating signals are another important point of design to
reduce THD of line current and voltages due to transferring
switching signals to semiconductors appropriately and also
preventing DC bus short circuit. The inverter block has been
designed by using dual H-bridges per phase. The DC level of
H-bridges has been intended to construct output levels and dual
DC supply at each phases have been constituted 5-level output
voltage as order of +2VDC, 0.VDC and -2VDC. The proposed
model has been tested and compared to its precedent
conventional models for THD rates and switching bandwidth.
The measurement results have presented perfect outcomes on
THD analysis. The modulation indexes in over modulation
range have caused non linear changes in THD values of output
current and voltages but on the other hand, the THD of output
current and voltages have seen extremely low in linear
modulation range according to IEEE 519-1992 (THD<5%). It
is also seen that the switching frequency is directly effective on
THD. The increment in switching frequency has showed its
reducer effect on THD of output current and voltages. In
addition, the measured harmonic contents have seen as
fundamental (50 Hz, 1st), 96th and 98th harmonics in 5 KHz and
10 KHz switching conditions of linear modulation area (mi1).
The harmonic contents of current, which have measured by
using modulation at 2 KHz and over, have seen as lower order
harmonics and magnitudes have measured lower than 0.2 A.
The THD of output voltage has been measured lower than 24%
in linear modulation band, and the most effective harmonic
contents except fundamental wave have seen at 96th and 98th as
in analysis of output current. The accuracy of design will be
verified with the results of continuing experimental studies.
REFERENCES
[1] Bose, B.K., Modern Power Electronics and AC Drives, Prentice Hall Inc.,
USA, 2002
[2] Mohan, N., Power Electronics-Converters, Application and Design, John
Wiley&Sons Inc., New York, 1995
[3] N.V. Nho and N.X. Bac, Carrier Pwm Control Of Cascaded Hybrid NPC
3-Level Inverter And Two-Level Inverters, Intl. Symposium on Electrical
& Electronics Engineering, 2007, pp. 59-65
[4] J. Rodriguez, P. Hammond, J. Pont and R. Musalem, Method to increase
reliability in 5-level inverter, Electronics Letters, Vol. 39, Issue 18, pp.
1343 1345, 4 Sept. 2003
[5] A.M. Massoud, S.J. Finney and B.W. Williams, Control techniques for
multilevel voltage source inverters, IEEE 34th Annual Power Electronics
Specialist Conference PESC '03, Vol. 1, pp. 171- 176, 15-19 June 2003
580