Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
1. General description
The 74HC245; 74HCT245 is an 8-bit transceiver with 3-state outputs. The device features
an output enable (OE) and send/receive (DIR) for direction control. A HIGH on OE causes
the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
VCC.
3. Ordering information
Table 1.
Ordering information
Type number
74HC245D
Package
Temperature range
Name
Description
Version
40 C to +125 C
SO20
SOT163-1
40 C to +125 C
SSOP20
SOT339-1
40 C to +125 C
TSSOP20
SOT360-1
40 C to +125 C
DHVQFN20
74HCT245D
74HC245DB
74HCT245DB
74HC245PW
74HCT245PW
74HC245BQ
74HCT245BQ
74HC245; 74HCT245
NXP Semiconductors
4. Functional diagram
',5
2(
%
(1
(1
$
$
%
Logic symbol
74HC_HCT245
PQD
PQD
Fig 1.
$
%
*
%
$
%
$
%
$
%
$
%
$
Fig 2.
2 of 18
74HC245; 74HCT245
NXP Semiconductors
5. Pinning information
',5
9&&
5.1 Pinning
WHUPLQDO
LQGH[DUHD
$
2(
$
%
$
%
$
%
$
%
$
9&&
$
2(
$
%
$
$
$
$
%
$
%
$
%
*1'
%
$
$
%
%
%
*1'
%
%
*1'
%
%
',5
DDF
7UDQVSDUHQWWRSYLHZ
DDF
Fig 3.
Fig 4.
Pin description
Symbol
Pin
Description
DIR
direction control
2, 3, 4, 5, 6, 7, 8, 9
data input/output
GND
10
ground (0 V)
data input/output
OE
19
VCC
20
supply voltage
74HC_HCT245
3 of 18
74HC245; 74HCT245
NXP Semiconductors
6. Functional description
6.1 Function table
Table 3.
Function table[1]
Input
Input/output
OE
DIR
An
Bn
A=B
input
input
B=A
[1]
H = HIGH voltage level; L = LOW voltage level; X = dont care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
0.5
+7
IIK
20
mA
IOK
20
mA
IO
output current
35
mA
ICC
supply current
70
mA
IGND
ground current
70
mA
Tstg
storage temperature
65
+150
500
mW
Ptot
[1]
[1]
Symbol Parameter
VCC
supply voltage
VI
input voltage
VO
output voltage
t/V
Tamb
ambient temperature
74HC_HCT245
Conditions
74HC245
74HCT245
Unit
Min
Typ
Max
Min
Typ
Max
2.0
5.0
6.0
4.5
5.0
5.5
VCC
VCC
V
V
VCC
VCC
VCC = 2.0 V
625
ns/V
VCC = 4.5 V
1.67
139
1.67
139
ns/V
VCC = 6.0 V
83
ns/V
40
+25
+125
40
+25
+125
4 of 18
74HC245; 74HCT245
NXP Semiconductors
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
25 C
Conditions
Min
Typ
Max
Min
Max
Min
Max
VCC = 2.0 V
1.5
1.2
1.5
1.5
VCC = 4.5 V
3.15
2.4
3.15
3.15
VCC = 6.0 V
4.2
3.2
4.2
4.2
74HC245
VIH
VIL
VOH
VOL
HIGH-level
input voltage
LOW-level
input voltage
VCC = 2.0 V
0.8
0.5
0.5
0.5
VCC = 4.5 V
2.1
1.35
1.35
1.35
VCC = 6.0 V
2.8
1.8
1.8
1.8
HIGH-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
1.9
2.0
1.9
1.9
IO = 20 A; VCC = 4.5 V
4.4
4.5
4.4
4.4
IO = 20 A; VCC = 6.0 V
5.9
6.0
5.9
5.9
3.98 4.32
3.84
3.7
5.48 5.81
5.34
5.2
LOW-level
VI = VIH or VIL
output voltage
IO = 20 A; VCC = 2.0 V
0.1
0.1
0.1
IO = 20 A; VCC = 4.5 V
0.1
0.1
0.1
IO = 20 A; VCC = 6.0 V
0.1
0.1
0.1
0.15
0.26
0.33
0.4
0.16
0.26
0.33
0.4
II
input leakage
current
VI = VCC or GND;
VCC = 6.0 V
0.1
1.0
1.0
IOZ
OFF-state
output current
0.5
5.0
10
ICC
8.0
80
160
CI
input
capacitance
3.5
pF
CI/O
input/output
capacitance
10
pF
74HC_HCT245
5 of 18
74HC245; 74HCT245
NXP Semiconductors
Table 6.
Static characteristics continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
25 C
Conditions
Min
Typ
Max
Min
Max
Min
Max
74HCT245
VIH
HIGH-level
input voltage
2.0
1.6
2.0
2.0
VIL
LOW-level
input voltage
1.2
0.8
0.8
0.8
VOH
HIGH-level
VI = VIH or VIL; VCC = 4.5 V
output voltage
IO = 20 A
4.4
4.5
4.4
4.4
3.98 4.32
3.84
3.7
IO = 6 mA
VOL
LOW-level
VI = VIH or VIL; VCC = 4.5 V
output voltage
IO = 20 A
0.1
0.1
0.1
IO = 6.0 mA
0.15
0.26
0.33
0.4
II
input leakage
current
VI = VCC or GND;
VCC = 5.5 V
0.1
1.0
1.0
IOZ
OFF-state
output current
0.5
5.0
10
ICC
8.0
80
160
ICC
additional
VI = VCC 2.1 V;
supply current other inputs at VCC or GND;
VCC = 4.5 V to 5.5 V;
IO = 0 A
An or Bn inputs
40
144
180
196
OE input
150
540
675
735
DIR input
90
324
405
441
CI
input
capacitance
3.5
pF
CI/O
input/output
capacitance
10
pF
74HC_HCT245
6 of 18
74HC245; 74HCT245
NXP Semiconductors
25 C
Conditions
40 C to +125 C Unit
Min
Typ
Max
Max
(85 C)
Max
(125 C)
VCC = 2.0 V
25
90
115
135
ns
VCC = 4.5 V
18
23
27
ns
VCC = 5.0 V; CL = 15 pF
ns
15
20
23
ns
VCC = 2.0 V
30
150
190
225
ns
VCC = 4.5 V
11
30
38
45
ns
26
33
38
ns
VCC = 2.0 V
41
150
190
225
ns
VCC = 4.5 V
15
30
38
45
ns
12
26
33
38
ns
VCC = 2.0 V
14
60
75
90
ns
VCC = 4.5 V
12
15
18
ns
10
13
15
ns
30
pF
74HC245
tpd
[1]
see Figure 5
VCC = 6.0 V
ten
enable time
[2]
VCC = 6.0 V
tdis
disable time
[3]
VCC = 6.0 V
tt
transition time
[4]
see Figure 5
VCC = 6.0 V
CPD
power dissipation
capacitance
74HC_HCT245
[5]
7 of 18
74HC245; 74HCT245
NXP Semiconductors
Table 7.
Dynamic characteristics continued
GND = 0 V; for load circuit see Figure 7.
Symbol Parameter
25 C
Conditions
Min
40 C to +125 C Unit
Typ
Max
Max
(85 C)
Max
(125 C)
74HCT245
[1]
tpd
see Figure 5
enable time
ten
disable time
tdis
VCC = 4.5 V
12
22
28
33
ns
VCC = 5.0 V; CL = 15 pF
10
ns
[2]
16
30
38
45
ns
[3]
16
30
38
45
ns
12
15
18
ns
30
pF
tt
transition time
[4]
CPD
power dissipation
capacitance
per buffer;
VI = GND to VCC 1.5 V
[5]
[1]
[2]
[3]
[4]
[5]
11. Waveforms
9,
$Q%QLQSXW
90
90
*1'
W 3+/
W 3/+
92+
%Q$QRXWSXW
90
90
92/
W 7+/
W 7/+
DDF
Fig 5.
Input (An, Bn) to output (Bn, An) propagation delays and output transition times
74HC_HCT245
8 of 18
74HC245; 74HCT245
NXP Semiconductors
WU
9,
WI
2(LQSXW
90
*1'
W3/=
RXWSXW
W3=/
9&&
/2:WR2))
2))WR/2:
90
92/
W3+=
RXWSXW
92+
W3=+
+,*+WR2))
2))WR+,*+
*1'
90
RXWSXWV
HQDEOHG
RXWSXWV
HQDEOHG
RXWSXWV
GLVDEOHG
DDF
Fig 6.
Table 8.
Measurement points
Type
Input
Output
VM
VM
74HC245
0.5VCC
0.5VCC
74HCT245
1.3 V
1.3 V
74HC_HCT245
9 of 18
74HC245; 74HCT245
NXP Semiconductors
9,
W:
QHJDWLYH
SXOVH
90
9
WI
WU
WU
WI
9,
SRVLWLYH
SXOVH
9
90
90
90
W:
9&&
9&&
9,
92
5/
6
RSHQ
'87
&/
57
DDG
Fig 7.
Table 9.
Test data
Type
Input
VI
tr, tf
CL
RL
tPHL, tPLH
tPZH, tPHZ
tPZL, tPLZ
74HC245
VCC
6 ns
15 pF, 50 pF
1 k
open
GND
VCC
74HCT245
3V
6 ns
15 pF, 50 pF
1 k
open
GND
VCC
74HC_HCT245
Load
S1 position
10 of 18
74HC245; 74HCT245
NXP Semiconductors
627
'
$
(
;
F
\
+(
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
H
ES
GHWDLO;
Z 0
PP
VFDOH
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
PP
LQFKHV
=
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5()(5(1&(6
287/,1(
9(56,21
,(&
-('(&
627
(
06
Fig 8.
-(,7$
(8523($1
352-(&7,21
,668('$7(
74HC_HCT245
11 of 18
74HC245; 74HCT245
NXP Semiconductors
6623SODVWLFVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
+(
\
Y 0 $
=
4
$
$
$
$
SLQLQGH[
/S
/
Z 0
ES
H
GHWDLO;
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
Fig 9.
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
74HC_HCT245
12 of 18
74HC245; 74HCT245
NXP Semiconductors
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
'
627
(
$
;
F
+(
\
Y 0 $
=
4
$
SLQLQGH[
$
$
$
/S
/
H
GHWDLO;
Z 0
ES
PP
VFDOH
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
81,7
$
PD[
$
$
$
ES
F
'
(
H
+(
/
/S
4
Y
Z
\
=
PP
R
R
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
287/,1(
9(56,21
627
5()(5(1&(6
,(&
-('(&
-(,7$
(8523($1
352-(&7,21
,668('$7(
02
13 of 18
74HC245; 74HCT245
NXP Semiconductors
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
'
627
$
$
GHWDLO;
WHUPLQDO
LQGH[DUHD
WHUPLQDO
LQGH[DUHD
H
&
Y
Z
& $ %
&
\ &
(K
H
;
'K
PP
VFDOH
'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
8QLW
$
$
PP
'
'K
(
(K
H
\
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
5HIHUHQFHV
2XWOLQH
YHUVLRQ
,(&
-('(&
-(,7$
627
02
VRWBSR
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
74HC_HCT245
14 of 18
74HC245; 74HCT245
NXP Semiconductors
13. Abbreviations
Table 10.
Abbreviations
Acronym
Description
CMOS
DUT
ESD
ElectroStatic Discharge
HBM
MM
Machine Model
TTL
Transistor-Transistor Logic
Revision history
Document ID
Release date
74HC_HCT245 v.4
20160226
Modifications:
74HC_HCT245 v.3
Modifications:
74HC_HCT245_CNV v.2
74HC_HCT245
74HC_HCT245 v.3
20050131
74HC_HCT245_CNV v.2
The format of this data sheet is redesigned to comply with the new presentation and
information standard of Philips Semiconductors
19930930
Product specification
15 of 18
74HC245; 74HCT245
NXP Semiconductors
Product status[3]
Definition
Development
This document contains data from the objective specification for product development.
Qualification
Production
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warranty and liability Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no
responsibility for the content in this document if provided by an information
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
74HC_HCT245
16 of 18
74HC245; 74HCT245
NXP Semiconductors
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
74HC_HCT245
17 of 18
NXP Semiconductors
74HC245; 74HCT245
Octal bus transceiver; 3-state
17. Contents
1
2
3
4
5
5.1
5.2
6
6.1
7
8
9
10
11
12
13
14
15
15.1
15.2
15.3
15.4
16
17
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Ordering information . . . . . . . . . . . . . . . . . . . . . 1
Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
Functional description . . . . . . . . . . . . . . . . . . . 4
Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 4
Recommended operating conditions. . . . . . . . 4
Static characteristics. . . . . . . . . . . . . . . . . . . . . 5
Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package outline . . . . . . . . . . . . . . . . . . . . . . . . 11
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history . . . . . . . . . . . . . . . . . . . . . . . . 15
Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Contact information. . . . . . . . . . . . . . . . . . . . . 17
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section Legal information.