Documenti di Didattica
Documenti di Professioni
Documenti di Cultura
FEATURES
Low Noise: 0.2 V p-p 0.1 Hz to 10 Hz
Low Gain TC: 5 ppm max (G = 1)
Low Nonlinearity: 0.001% max (G = 1 to 200)
High CMRR: 130 dB min (G = 500 to 1000)
Low Input Offset Voltage: 25 V, max
Low Input Offset Voltage Drift: 0.25 V/C max
Gain Bandwidth Product: 25 MHz
Pin Programmable Gains of 1, 100, 200, 500, 1000
No External Components Required
Internally Compensated
Precision
Instrumentation Amplifier
AD624
FUNCTIONAL BLOCK DIAGRAM
50
INPUT
G = 100
AD624
225.3
4445.7
G = 200
124
VB
G = 500
10k
SENSE
80.2
RG1
RG2
20k
10k
20k
10k
OUTPUT
10k
50
REF
+INPUT
PRODUCT DESCRIPTION
PRODUCT HIGHLIGHTS
3. The offset voltage, offset voltage drift, gain accuracy and gain
temperature coefficients are guaranteed for all pretrimmed
gains.
The AD624 does not need any external components for pretrimmed gains of 1, 100, 200, 500 and 1000. Additional gains
such as 250 and 333 can be programmed within one percent
accuracy with external jumpers. A single external resistor can
also be used to set the 624s gain to any value in the range of 1
to 10,000.
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
Model
Min
GAIN
Gain Equation
(External Resistor Gain
Programming)
AD624A
Typ
40, 000
R
G
INPUT
Input Impedance
Differential Resistance
Differential Capacitance
Common-Mode Resistance
Common-Mode Capacitance
Input Voltage Range1
Max Differ. Input Linear (VDL)
109
10
109
10
20
10
12 V
8
10
40, 000
R
G
Max
G
2
Min
AD624C
Typ
40, 000
R
G
+ 1 20%
Max
Min
40, 000
R
G
+ 1 20%
1 to 1000
AD624S
Typ
Max
Units
+ 1 20%
1 to 1000
0.05
0.25
0.5
0.03
0.15
0.35
0.02
0.1
0.25
0.05
0.25
0.5
%
%
%
0.005
0.005
0.005
0.003
0.003
0.005
0.001
0.001
0.005
0.005
0.005
0.005
%
%
%
5
10
25
5
10
15
5
10
15
5
10
15
ppm/C
ppm/C
ppm/C
200
2
5
50
75
0.5
3
25
25
0.25
2
10
75
2.0
3
50
V
V/C
mV
V/C
50
80
110
115
50
35
20
25
VD
10
12 V
G
2
75
105
110
50
15
20
109
10
109
10
70
100
110
NOISE
Voltage Noise, 1 kHz
R.T.I.
R.T.O.
R.T.I., 0.1 Hz to 10 Hz
G=1
G = 100
G = 200, 500, 1000
Current Noise
0.1 Hz to 10 Hz
AD624B
Typ
75
105
110
50
DYNAMIC RESPONSE
Small Signal 3 dB
G=1
G = 100
G = 200
G = 500
G = 1000
Slew Rate
Settling Time to 0.01%, 20 V Step
G = 1 to 200
G = 500
G = 1000
1 to 1000
INPUT CURRENT
Input Bias Current
vs. Temperature
Input Offset Current
vs. Temperature
SENSE INPUT
RIN
IIN
Voltage Range
Gain to Output
1 to 1000
OUTPUT RATING
V
, RL = 2 k
Min
+ 1 20%
Max
15
50
10
20
109
10
109
10
VD
75
105
120
10
12 V
G
2
dB
dB
dB
50
35
pF
pF
109
10
109
10
VD
80
110
130
10
12 V
G
2
nA
pA/C
nA
pA/C
VD
70
100
110
V
V
dB
dB
dB
10
10
10
10
1
150
100
50
25
5.0
1
150
100
50
25
5.0
1
150
100
50
25
5.0
1
150
100
50
25
5.0
MHz
kHz
kHz
kHz
kHz
V/s
15
35
75
15
35
75
15
35
75
15
35
75
s
s
s
4
75
4
75
4
75
4
75
nV/Hz
nV/Hz
10
0.3
0.2
10
0.3
0.2
10
0.3
0.2
10
0.3
0.2
V p-p
V p-p
V p-p
60
60
60
60
pA p-p
10
30
1
12
8
10
10
30
1
12
8
10
10
30
1
12
8
10
10
30
1
12
k
A
V
%
REV. C
AD624
Model
Min
REFERENCE INPUT
RIN
IIN
Voltage Range
Gain to Output
AD624A
Typ
16
10
20
30
Max
Min
24
16
10
TEMPERATURE RANGE
Specified Performance
Storage
POWER SUPPLY
Power Supply Range
Quiescent Current
25
65
AD624B
Typ
20
30
Max
Min
24
16
10
+85
+150
25
65
15
18
3.5
AD624C
Typ
20
30
Max
Min
24
16
20
30
10
+85
+150
25
65
15
18
3.5
AD624S
Typ
Max
Units
24
k
A
V
%
+125
+150
C
C
+85
+150
55
65
15
18
3.5
15
18
3.5
V
mA
NOTES
VDL is the maximum differential input voltage at G = 1 for specified nonlinearity, V DL at other gains = 10 V/G. V D = actual differential input voltage.
1
Example: G = 10, V D = 0.50. VCM = 12 V (10/2 0.50 V) = 9.5 V.
Specifications subject to change without notice.
Specifications shown in boldface are tested on all production unit at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min
and max specifications are guaranteed, although only those shown in boldface are tested on all production units.
CONNECTION DIAGRAM
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V
Internal Power Dissipation . . . . . . . . . . . . . . . . . . . . . 420 mW
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VS
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . VS
Output Short Circuit Duration . . . . . . . . . . . . . . . . Indefinite
Storage Temperature Range . . . . . . . . . . . . . 65C to +150C
Operating Temperature Range
AD624A/B/C . . . . . . . . . . . . . . . . . . . . . . . 25C to +85C
AD624S . . . . . . . . . . . . . . . . . . . . . . . . . . . 55C to +125C
Lead Temperature (Soldering, 60 secs) . . . . . . . . . . . . +300C
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
INPUT
16 RG1
+INPUT
15 OUTPUT NULL
RG2
14 OUTPUT NULL
AD624
INPUT NULL
INPUT NULL
13 G = 100
TOP VIEW
(Not to Scale) 12 G = 200
REF
11 G = 500
VS
10 SENSE
+VS
SHORT TO
RG2 FOR
DESIRED
GAIN
OUTPUT
METALIZATION PHOTOGRAPH
Contact factory for latest dimensions
Dimensions shown in inches and (mm).
ORDERING GUIDE
Model
Temperature
Range
Package
Description
Package
Option
AD624AD
AD624BD
AD624CD
AD624SD
AD624SD/883B*
AD624AChips
AD624SChips
25C to +85C
25C to +85C
25C to +85C
55C to +125C
55C to +125C
25C to +85C
25C to +85C
D-16
D-16
D-16
D-16
D-16
REV. C
AD624Typical Characteristics
10
5
15
10
SUPPLY VOLTAGE V
2.0
5
10
15
SUPPLY VOLTAGE V
14
30
8
6
4
16
10k
20
10
0
10
20
30
10
5
15
SUPPLY VOLTAGE V
40
125
20
75
25
25
75
TEMPERATURE C
125
14
12
10
8
6
4
2
0
100
1k
LOAD RESISTANCE
40
10
10
16
12
20
20
0
10
20
10
5
15
SUPPLY VOLTAGE V
10
5
15
INPUT VOLTAGE V
20
0
1
500
GAIN V/V
4.0
8.0
6.0
10
0
0
20
15
+25C
15
30
20
20
2
3
100
10
4
1
5
6
0
7
0
1.0
8.0
10
100
1k
10k 100k
FREQUENCY Hz
1M
10M
REV. C
AD624
100
CMRR dB
G=1
80
60
40
20
20
G = 1, 100
G = 500
10
G = 100
G = 1000
BANDWIDTH LIMITED
0
1
10
100
1k
10k 100k
FREQUENCY Hz
1M
0
1k
10M
1000
G = 500
VS = 15V dc+
1V p-p SINEWAVE
120
160
100
80
G = 100
60
100
G=1
G = 10
10
G = 100, 1000
G = 1000
1
40
G=1
20
0
10
0.1
100
1k
10k
FREQUENCY Hz
100k
10
100
1k
10k
FREQUENCY Hz
100k
140
VS = 15V dc+
1V p-p SINEWAVE
G = 500
120
100
80
G = 100
60
40
G=1
20
0
10
1M
140
10k
100k
FREQUENCY Hz
G = 100
160
100
100k
1k
10k
FREQUENCY Hz
120
30
G = 500
FULL-POWER RESPONSE V p-p
140
100k
10k
1000
100
10
0.1
10
100
10k
FREQUENCY Hz
100k
12 TO 12
1%
0.1%
0.01%
1%
0.1%
0.01%
8 TO 8
4 TO 4
OUTPUT
STEP V
4 TO 4
8 TO 8
12 TO 12
REV. C
10
15
SETTLING TIME s
20
AD624
12 TO 12
1%
0.1%
0.01%
8 TO 8
4 TO 4
OUTPUT
STEP V
4 TO 4
8 TO 8
1%
12 TO 12
0.01%
0.1%
10
15
SETTLING TIME s
20
12 TO 12
1%
0.1%
0.01%
8 TO 8
4 TO 4
OUTPUT
STEP V
4 TO 4
8 TO 8
1%
12 TO 12
0
0.1%
0.01%
10
15
SETTLING TIME s
20
REV. C
AD624
10k
1%
INPUT
20V p-p
1k
10T
10k
1%
VOUT
+VS
100k
1%
RG1
G = 100
G = 200
1k
0.1%
500
0.1%
AD624
G = 500
200
0.1%
RG2
VS
C3
50
+VS
200
AD624
500
1F
RG2
G500
VS
VS
1k
R53
10k
RG2
Q2,
R56
20k Q4
R54
10k
80.2
VO
R55
10k
REF
500
I4
50A
50
200
+IN
225.3
100
1F
VS
1.62M 1.82k
C4
A3
R57
20k
4445
16.2k
A2
124
1/2
AD712
9.09k
A1
RG1
13
50A
1F
1/2
AD712
100
Q1, Q3
IN
16.2k
R52
10k
SENSE
+VS
100
I2
50A
VB
AD624
directly proportional to gain i.e., input offset as measured at
the output at G = 100 is 100 times greater than at G = 1.
Output offset is independent of gain. At low gains, output offset
drift is dominant, while at high gains input offset drift dominates. Therefore, the output offset voltage drift is normally
specified as drift at G = 1 (where input effects are insignificant),
while input offset voltage drift is given by drift specification at a
high gain (where output offset effects are negligible). All inputrelated numbers are referred to the input (RTI) which is to say
that the effect on the output is G times larger. Voltage offset
vs. power supply is also specified at one or more gain settings
and is also RTI.
Table I.
By separating these errors, one can evaluate the total error independent of the gain setting used. In a given gain configuration both errors can be combined to give a total error referred to
the input (R.T.I.) or output (R.T.O.) by the following formula:
Total Error R.T.I. = input error + (output error/gain)
Total Error R.T.O. = (Gain input error) + output error
As an illustration, a typical AD624 might have a +250 V output offset and a 50 V input offset. In a unity gain configuration, the total output offset would be 200 V or the sum of the
two. At a gain of 100, the output offset would be 4.75 mV
or: +250 V + 100 (50 V) = 4.75 mV.
Gain
(Nominal)
Temperature
Coefficient
(Nominal)
Pin 3
to Pin
Connect Pins
1
100
125
137
186.5
200
250
333
375
500
624
688
831
1000
0 ppm/C
1.5 ppm/C
5 ppm/C
5.5 ppm/C
6.5 ppm/C
3.5 ppm/C
5.5 ppm/C
15 ppm/C
0.5 ppm/C
10 ppm/C
5 ppm/C
1.5 ppm/C
+4 ppm/C
0 ppm/C
13
13
13
13
12
12
12
12
11
11
11
11
11
11 to 16
11 to 12
11 to 12 to 16
11 to 13
11 to 16
13 to 16
13 to 16
11 to 12; 13 to 16
16 to 12
16 to 12; 13 to 11
The AD624 provides for both input and output offset adjustment. This optimizes nulling in very high precision applications
and minimizes offset voltage effects in switched gain applications. In such applications the input offset is adjusted first at the
highest programmed gain, then the output offset is adjusted at
G = 1.
GAIN
+VS
INPUT
RG1
1.5k
VOUT
AD624
2.105k
OR
1k
RG2
REFERENCE
+INPUT
VS
G = 40.000 + 1 = 20 20%
2.105
The AD624 may also be configured to provide gain in the output stage. Figure 30 shows an H pad attenuator connected to
the reference and sense lines of the AD624. The values of R1,
R2 and R3 should be selected to be as low as possible to minimize the gain variation and reduction of CMRR. Varying R2
will precisely set the gain without affecting CMRR. CMRR is
determined by the match of R1 and R3.
If the desired value of gain is not attainable using the internal resistors, a single external resistor can be used to achieve
any gain between 1 and 10,000. This resistor connected between
+VS
INPUT
OFFSET
10k NULL
INPUT
+VS
RG1
RG1
G = 100
G = 100
G = 200
VOUT
AD624
G = 500
RG2
R2
5k
VOUT
AD624
G = 200
RL
G = 500
RG2
OUTPUT
SIGNAL
COMMON
+INPUT
R1
6k
INPUT
+INPUT
VS
VS
G=
R3
6k
(R2||20k) + R1 + R3)
(R2||20k)
(R1 + R2 + R3) || RL
2k
REV. C
AD624
NOISE
+VS
AD624
LOAD
c. AC-Coupled
Figure 31. Indirect Ground Returns for Bias Currents
1 V p-p,
2
10
+ (0.2) . The RTO voltage noise would be
G
10.2 V p-p,
102 + 0.2(G )
TO
POWER
SUPPLY
GROUND
VS
COMMON-MODE REJECTION
Input bias currents are those currents necessary to bias the input
transistors of a dc amplifier. Bias currents are an additional
source of input error and must be considered in a total error
budget. The bias currents when multiplied by the source resistance imbalance appear as an additional offset voltage. (What is
of concern in calculating bias current errors is the change in bias
current with respect to signal voltage and temperature.) Input
offset current is the difference between the two input bias currents. The effect of offset current is an input offset voltage whose
magnitude is the offset current times the source resistance.
+VS
AD624
G = 200
LOAD
100
RG2
VS
VOUT
AD624
AD711
TO
POWER
SUPPLY
GROUND
REFERENCE
+INPUT
VS
a. Transformer Coupled
+VS
+VS
INPUT
100
RG1
AD712
AD624
AD624
LOAD
VS
100
RG2
REFERENCE
+INPUT
TO
POWER
SUPPLY
GROUND
VS
b. Thermocouple
REV. C
VS
VOUT
AD624
inside the loop of an instrumentation amplifier to provide the
required current without significantly degrading overall performance. The effects of nonlinearities, offset and gain inaccuracies
of the buffer are reduced by the loop gain of the IA output
amplifier. Offset drift of the buffer is similarly reduced.
GROUNDING
REFERENCE TERMINAL
ANALOG P.S.
+15V C 15V
DIGITAL P.S.
C +5V
AD624
LOAD
REF
0.1 0.1
F F
VIN
0.1 0.1
F F
1F 1F
1F
DIG
COM
AD624
ANALOG
GROUND*
VS
DIGITAL
DATA
OUTPUT
AD583
SAMPLE
AND HOLD
AD574A
VOFFSET
AD711
SENSE TERMINAL
When the IA is of the three-amplifier configuration it is necessary that nearly zero impedance be presented to the reference
terminal. Any significant resistance, including those caused by
PC layouts or other connection techniques, which appears
between the reference pin and ground will increase the gain of
the noninverting signal path, thereby upsetting the commonmode rejection of the IA. Inadvertent thermocouple connections
created in the sense and reference lines should also be avoided
as they will directly affect the output offset voltage and output
offset voltage drift.
OUTPUT
REFERENCE
SIGNAL
GROUND
Since the output voltage is developed with respect to the potential on the reference terminal an instrumentation amplifier can
solve many grounding problems.
An instrumentation amplifier can be turned into a voltage-tocurrent converter by taking advantage of the sense and reference
terminals as shown in Figure 37.
V+
(SENSE)
OUTPUT
CURRENT
BOOSTER
VIN+
SENSE
X1
AD624
+INPUT
R1
+VX
RL
VIN
(REF)
IL
AD624
AD711
INPUT
REF
IL =
VIN
VX
40.000
1+
=
R1
R1
RG
A2
LOAD
10
REV. C
AD624
50
IN
16
OUTPUT
OFFSET
TRIM
50
+IN
2
3
INPUT
OFFSET
TRIM
VB
20k
R1
10k
80.2
15
4445.7
14
RELAY
SHIELDS
225.3
10k
124
11
VS
+5V
10k
10
K1
AD624
+VS
1F
35V
C1
K1 K3 =
THERMOSEN DM2C
4.5V COIL
D1 D3 = IN4148
GAIN TABLE
A B
GAIN
0 0
100
0 1
500
1 0
200
1 1
1
K2
D1
OUT
C2
ANALOG
COMMON
G = 500
K3
R2
10k
12
10k
G = 200
K2
13
20k
10k
G = 100
K1
NC
INPUTS A
GAIN
RANGE B
K3
D2
D3
Y0
Y1
74LS138
DECODER
7407N
BUFFER
DRIVER
Y2
10F
+5V
LOGIC
COMMON
Figure 38 shows the AD624 being used as a software programmable gain amplifier. Gain switching can be accomplished with
mechanical switches such as DIP switches or reed relays. It
should be noted that the on resistance of the switch in series
with the internal gain resistor becomes part of the gain equation
and will have an effect on gain accuracy.
A significant advantage in using the internal gain resistors in a
programmable gain configuration is the minimization of thermocouple signals which are often present in multiplexed data
acquisition systems.
If the full performance of the AD624 is to be achieved, the user
must be extremely careful in designing and laying out his circuit
to minimize the remaining thermocouple signals.
The AD624 can also be connected for gain in the output stage.
Figure 39 shows an AD547 used as an active attenuator in the
output amplifiers feedback loop. The active attenuation presents a very low impedance to the feedback resistors therefore
minimizing the common-mode rejection ratio degradation.
(INPUT)
+IN
16
50
2
80.2
INPUT
OFFSET
NULL
10k
14
20k
20k
VB
13
12
10k
124
11
10k
10k
10
AD624
+VS
VOUT
1F
35V
10pF
VSS
VDD GND
+VS
VS
39.2k
1k
28.7k
1k
316k
1k
AD7590
11
OUTPUT
OFFSET
NULL
TO V
10k
225.3
10k
VS
15
4445.7
AD711
REV. C
50
(+INPUT)
IN
PROGRAMMABLE GAIN
A1 A2 A3 A4 WR
AD624
In many applications complex software algorithms for autozero
applications are not available. For these applications Figure 42
provides a hardware solution.
50
+INPUT
(INPUT)
G = 100
AD624
225.3
4445.7
G = 200
+VS
VB
124
15 16
10k
G = 500
80.2
20k
14
10k
RG1
VOUT
RG2
20k
RG1
10k
AD624
10k
9 10
0.1F LOW
LEAKAGE
13
RG2
VOUT
CH
1k
50
INPUT
(+INPUT)
VS
12 11
AD542
+VS
1/2
AD712
DAC A
VDD
DB0
DATA
INPUTS
CS
AD7510DIKD
VSS
256:1
DB7
GND
AD7528
A1
WR
A2
A3
A4
200s
DAC A/DAC B
1/2
AD712
DAC B
ZERO PULSE
AUTOZERO CIRCUITS
In many applications it is necessary to provide very accurate
data in high gain configurations. At room temperature the offset
effects can be nulled by the use of offset trimpots. Over the
operating temperature range, however, offset nulling becomes a
problem. The circuit of Figure 41 shows a CMOS DAC operating in the bipolar mode and connected to the reference terminal
to provide software controllable offset adjustments.
+VS
INPUT
RG2
RG1
VREF
G = 100
G = 200
AD583
AD624
VOUT
AD624
AD7507
G = 500
VIN
AD574A
AGND
RG2
RG1
+INPUT
VS
39k
VS
AD589
VREF
R3
20k
RFB
OUT1
LSB
C1
+VS
AD7524
CS
OUT2
WR
VREF
20k
+VS
MSB
DATA
INPUTS
A0 A2
EN A1
1/2
AD712
R4
10k
R6
5k
20k
R5
20k
AD7524
LATCH
1/2
AD712
10k
1/2
AD712
1/2
5k AD712
DECODE
CONTROL
VS
GND
ADDRESS BUS
MICROPROCESSOR
12
REV. C
AD624
WEIGH SCALE
+15V
+10V
NOTE 2
10V 10%
R3
10
100
AD584
AD707
+5V
R1
30k
+2.5V
SCALE
R2
20k ERROR
ADJUST
VBG
2N2219
R3
10k
INPUT
SENSE
G500
G200
G100
R4
10k
ZERO
ADJUST
(FINE)
AD624
RG2
R5
3M
+VS
1kHz
BRIDGE
EXCITATION
OUT
10k
1k
+10V FULL
SCALE
OUTPUT
RG1
1k
1k
A/D
CONVERTER
RG2
1M
449pF
CERAMIC ac
BALANCE
CAPACITOR
REFERENCE
+INPUT
R7
100k
AD624C
G = 1000
1k
GAIN = 500
TRANSDUCER
SEE NOTE 1
R6
100k
ZERO ADJUST
(COARSE)
VS
MODULATION
INPUT
2.5k
PHASE
SHIFTER
NOTES
1. LOAD CELL TEDEA MODEL 1010 10kG. OUTPUT 2mV/V10%.
2. R1, R2 AND R3 SELECTED FOR AD584. OUTPUT 10V 10%.
BA
2.5k
B
5k
AC BRIDGE
10k
VS
CARRIER
INPUT
MODULATED
OUTPUT
SIGNAL
VOUT
AD630
COMP
+VS
0V
BRIDGE EXCITATION
(20V/div) (A)
0V
AMPLIFIED BRIDGE
OUTPUT (5V/div) (B)
0V
DEMODULATED BRIDGE
OUTPUT (5V/div) (C)
0V
2V
FILTER OUTPUT
2V/div) (D)
REV. C
13
AD624
+VS
+10V
10k
RG1
350
350
G = 100
350
14-BIT
ADC
0 TO 2V
F.S.
AD624C
350
RG2
VS
Error Source
AD624C
Specifications
Gain Error
Gain Instability
Gain Nonlinearity
Input Offset Voltage
Input Offset Voltage Drift
0.1%
10 ppm
0.001%
25 V, RTI
0.25 V/C
2.0 mV
10 V/C
Bias CurrentSource
Imbalance Error
Offset CurrentSource
Imbalance Error
Offset CurrentSource
Resistance Error
Offset CurrentSource
ResistanceDrift
Common-Mode Rejection
5 V dc
Noise, RTI
(0.1 Hz10 Hz)
15 nA
10 nA
10 nA
100 pA/C
115 dB
0.22 V p-p
Calculation
0.1% = 1000 ppm
(10 ppm/C) (60C) = 600 ppm
0.001% = 10 ppm
25 V/20 mV = 1250 ppm
( 0.25 V/C) (60C)= 15 V
15 V/20 mV = 750 ppm
2.0 mV/20 mV = 1000 ppm
( 10 V/C) (60C) = 600 V
600 V/20 mV = 300 ppm
( 15 nA)(5 ) = 0.075 V
0.075 V/20mV = 3.75 ppm
( 10 nA)(5 ) = 0.050 V
0.050 V/20 mV = 2.5 ppm
(10 nA) (175 ) = 1.75 V
1.75 V/20 mV = 87.5 ppm
(100 pA/C) (175 ) (60C) = 1 V
1 V/20 mV = 50 ppm
115 dB = 1.8 ppm 5 V = 9 V
9 V/20 mV = 444 ppm
0.22 V p-p/20 mV = 10 ppm
Total Error
Effect on
Absolute
Accuracy
at TA = +25C
Effect on
Absolute
Effect
Accuracy
on
at TA = +85C Resolution
1000 ppm
_
1250 ppm
1000 ppm
600 ppm
1250 ppm
10 ppm
1000 ppm
750 ppm
1000 ppm
300 ppm
3.75 ppm
3.75 ppm
2.5 ppm
2.5 ppm
87.5 ppm
87.5 ppm
50 ppm
450 ppm
450 ppm
10 ppm
3793.75 ppm
5493.75 ppm
20 ppm
NOTE
1
Output offset voltage and output offset voltage drift are given as RTI figures.
14
REV. C
AD624
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16
0.310 (7.87)
0.220 (5.59)
1
PIN 1
0.840 (21.34) MAX
0.200 (5.08)
MAX
0.200 (5.08)
0.125 (3.18)
0.023 (0.58)
0.014 (0.36)
REV. C
0.100
(2.54)
BSC
0.060 (1.52)
0.015 (0.38)
0.150
(3.81)
MAX
0.070 (1.78) SEATING
PLANE
0.030 (0.76)
15
0.320 (8.13)
0.290 (7.37)
0.015 (0.38)
0.008 (0.20)
16
PRINTED IN U.S.A.
C805d07/99